



# Mixed-Signal Dual-Core Control Processor with ARM Cortex-M4/M0 and 16-bit ADCs

Preliminary Technical Data

**ADSP-CM411F/412F/413F/416F/417F/418F/419F**

## SYSTEM FEATURES

- Up to 240 MHz ARM Cortex-M4 with floating-point unit with up to 160K Byte zero-wait-state ECC SRAM
- Safety based dual-independent-core concept
- Up to 1M Byte high performance ECC FLASH that can execute instructions at near SRAM speed
- Highest precision, low latency 31-channel analog front end
- 100 MHz ARM Cortex-M0 supervisor core with 32K Byte zero-wait-state ECC SRAM
- Single 3.3 V power supply
- Static memory controller (SMC) with asynchronous memory interface that supports 8-bit and 16-bit memories
- Enhanced, 24-channel precision PWM unit
- Four 3<sup>rd</sup> or 4<sup>th</sup> order SINC filters for glueless connection of sigma-delta modulators
- Hardware-based harmonic analysis engine
- Logic block array (LBA)
- FFT signal spectrum monitor

## MATH function block

- Two CAN 2.0B interfaces and up to five UARTs
- Two serial peripheral interface (SPI-compatible) ports
- Four encoder interfaces, two with frequency division

## Package options:

- 176-lead (24 mm × 24 mm) LQFP package
- 210-ball (15 mm × 15 mm) BGA package

## ANALOG FRONT END

- 16-bit analog-to-digital converter with 24 multiplexed inputs, supporting 6-way simultaneous sampling and 6-channel conversion in 1.4μ seconds
  - Independent 14-bit, 7-channel auxiliary analog-to-digital converter with seven inputs
  - ADC controllers (ADCC0/ADCC1) and DAC controller (DACC0)
  - 12-bit D/A converter
  - Up to three 2.5 V precision voltage reference outputs
- (For details, see [ADC/DAC/Voltage Reference/Comparator Specifications on Page 64.](#))




Figure 1. ADSP-CM41xF Block Diagram

Rev. PrB

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.  
Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

**TABLE OF CONTENTS**

|   |    |   |     |
|---|----|---|-----|
| General Description .....   | 3  | ADSP-CM411F/CM418F/CM419F GPIO Multiplexing<br>for 210-Ball BGA ..... | 47  |
| Analog Front End .....  | 4  | ADSP-CM41xF Designer Quick Reference .....                            | 50  |
| Dual Core System Architecture .....   | 10 | Specifications .....  | 60  |
| EmbeddedICE .....   | 13 | Operating Conditions .....  | 60  |
| Processor Infrastructure .....  | 13 | Electrical Characteristics .....                                      | 62  |
| Memory Architecture .....   | 17 | ADC/DAC/Voltage Reference/Comparator<br>Specifications .....          | 64  |
| System Acceleration .....   | 19 | Flash Specifications .....  | 70  |
| Security Features .....   | 19 | Absolute Maximum Ratings .....  | 71  |
| Functional Safety Features .....  | 19 | ESD Sensitivity .....   | 71  |
| Processor Peripherals .....   | 21 | Package Information .....   | 71  |
| Clock and Power Management .....  | 24 | Timing Specifications .....   | 72  |
| System Debug .....  | 26 | Environmental Conditions .....  | 103 |
| Development Tools .....   | 26 | ADSP-CM41xF 176-Lead LQFP Lead Assignments .....                      | 104 |
| Additional Information .....  | 26 | Numerical by Lead Number.....   | 104 |
| Related Signal Chains .....   | 27 | Alphabetical by Pin Name.....   | 106 |
| Security Features Disclaimer .....  | 27 | ADSP-CM41xF 210-Ball BGA Ball Assignments .....                       | 108 |
| ADSP-CM41xF Detailed Signal Descriptions .....                                | 28 | Numerical by Ball Number.....   | 108 |
| ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead<br>LQFP Signal Descriptions .....   | 31 | Alphabetical by Pin Name.....   | 110 |
| ADSP-CM412F/CM413F/CM416F/CM417F GPIO<br>Multiplexing for 176-Lead LQFP ..... | 38 | Outline Dimensions .....  | 113 |
| ADSP-CM411F/CM418F/CM419F 210-Ball BGA<br>Signal Descriptions .....           | 41 | Pre Release Products .....  | 115 |

**REVISION HISTORY**

**2/16—Rev. PrA to Rev. PrB**

|   |    |
|---|----|
| Updated System Features .....             | 1  |
| Updated Analog Front End .....            | 1  |
| Updated Table 1, Product Features .....   | 3  |
| Revised figures in Analog Front End ..... | 4  |
| Added figure to Analog Front End .....    | 4  |
| Added Timing Specifications .....         | 72 |

## GENERAL DESCRIPTION

The ADSP-CM41xF family of mixed-signal control processors is based on the ARM® Cortex-M4™ processor core with floating-point unit operating at frequencies up to 240 MHz, and the ARM® Cortex-M0™ processor core operating at frequencies up to 100 MHz. The processors integrate up to 160K Bytes of SRAM memory with ECC, up to 1M Byte of flash memory with ECC, accelerators and peripherals optimized for motor control and photo-voltaic (PV) inverter control, and an analog module consisting of up to two 16-bit SAR-type ADCs, one 14-bit on M0 ADC and one 12-bit DAC. The ADSP-CM41xF family operates from a single voltage supply, generating its own internal voltage supplies using internal voltage regulators and an external pass transistor.

By integrating a rich set of industry-leading system peripherals and memory (shown in Table 1), the ADSP-CM41xF mixed-signal control processors are the platform of choice for next-generation applications that require RISC programmability and leading-edge signal processing in one integrated package. These applications span a wide array of markets in power conversion and include Solar PV inverters, motor/power control, and battery charging/control.

Table 1 provides the product features shown by model.

Table 1. Product Features

| Generic                                      | ADSP-CM411F                       | ADSP-CM412F   | ADSP-CM413F | ADSP-CM416F | ADSP-CM417F | ADSP-CM418F  | ADSP-CM419F                                    |     |     |      |                         |     |     |      |
|--|-----------------------------------|---------------|-------------|-------------|-------------|--------------|--|-----|-----|------|-------------------------|-----|-----|------|
| <b>Package Type</b>                          | 210-Ball BGA                      | 176-Lead LQFP |             |             |             | 210-Ball BGA |  |     |     |      |                         |     |     |      |
| Operating Temp Range (T <sub>AMBIENT</sub> ) | -40°C to +105°C                   |               |             |             |             |              |  |     |     |      |                         |     |     |      |
| <b>Processor</b>                             | <b>SINGLE CORE: ARM Cortex-M4</b> |               |             |             |             |              | <b>DUAL CORE: ARM Cortex-M4, ARM Cortex-M0</b> |     |     |      |                         |     |     |      |
| Processor Type                               |                                   |               |             |             |             |              |  |     |     |      |                         |     |     |      |
| M4 Processor Feature Code                    | A                                 | B             | A           | B           | B           | C            | B  | C   | C   | D    | B                       | C   | C   | D    |
| M4 L1 SRAM (KB)                              | 128                               | 128           | 128         | 128         | 128         | 160          | 128  | 160 | 160 | 160  | 128                     | 160 | 160 | 160  |
| M4 Flash (KB)                                | 256                               | 256           | 256         | 256         | 256         | 512          | 256  | 512 | 512 | 1024 | 256                     | 512 | 512 | 1024 |
| M4 Core Clock (MHz)                          | 180                               | 240           | 180         | 240         | 240         | 240          | 240  | 240 | 240 | 240  | 240                     | 240 | 240 | 240  |
| M0 Core Clock (MHz) <sup>1</sup>             | NA                                | NA            | NA          | NA          | NA          | NA           | 100  | 100 | 100 | 100  | 100                     | 100 | 100 | 100  |
| <b>Analog Functions</b>                      |                                   |               |             |             |             |              | <b>3-Way @ 2.7 Msps</b>                        |     |     |      | <b>6-Way @ 4.3 Msps</b> |     |     |      |
| 16-bit ADC Simultaneous Sampling             |                                   |               |             |             |             |              |  |     |     |      |                         |     |     |      |
| 16-bit ADC Inputs                            | 24                                | 24            | 24          | 24          | 24          | 24           | 24   | 24  | 24  | 24   | 24                      | 24  | 24  | 24   |
| 16-bit ADC ENOB                              | 11+                               | 11+           | 11+         | 11+         | 11+         | 11+          | 11+  | 11+ | 11+ | 11+  | 11+                     | 11+ | 11+ | 11+  |
| 14-bit ADC Inputs                            | 7                                 | 7             | 7           | 7           | 7           | 7            | 7  | 7   | 7   | 7    | 7                       | 7   | 7   | 7    |
| DAC Outputs                                  | 1                                 | 1             | 1           | 1           | 1           | 1            | 1  | 1   | 1   | 1    | 1                       | 1   | 1   | 1    |
| FOCP (Fast Overcurrent Protection)           | 3                                 | 3             | 3           | 3           | 3           | 3            | 3  | 3   | 3   | 3    | 3                       | 3   | 3   | 3    |
| <b>Digital Functions</b>                     |                                   |               |             |             |             |              |  |     |     |      |                         |     |     |      |
| GPIO (General Purpose I/O)                   | 73                                | 73            | 73          | 73          | 73          | 73           | 73   | 73  | 73  | 73   | 73                      | 73  | 73  | 73   |
| PWM (Pulse Width Modulator Out)              | 24                                | 24            | 24          | 24          | 24          | 24           | 24   | 24  | 24  | 24   | 24                      | 24  | 24  | 24   |
| HAE (Harmonics Analysis Engine)              | 0                                 | 0             | 1           | 1           | 1           | 1            | 1  | 1   | 1   | 1    | 1                       | 1   | 1   | 1    |
| CORDIC                                       | 1                                 | 1             | 1           | 1           | 1           | 1            | 1  | 1   | 1   | 1    | 1                       | 1   | 1   | 1    |
| FFT Arcing Detection                         | 0                                 | 0             | 0           | 0           | 0           | 0            | 1  | 1   | 1   | 1    | 1                       | 1   | 1   | 1    |
| SINC3 or SINC4 Filter Inputs                 | 4                                 | 4             | 4           | 4           | 4           | 4            | 4  | 4   | 4   | 4    | 4                       | 4   | 4   | 4    |
| CAN  | 2                                 | 2             | 2           | 2           | 2           | 2            | 2  | 2   | 2   | 2    | 2                       | 2   | 2   | 2    |
| UART   | 3                                 | 3             | 3           | 3           | 5           | 5            | 5  | 5   | 5   | 5    | 5                       | 5   | 5   | 5    |
| SPI  | 2                                 | 2             | 2           | 2           | 2           | 2            | 2  | 2   | 2   | 2    | 2                       | 2   | 2   | 2    |
| I <sup>2</sup> C                             | 1                                 | 1             | 1           | 1           | 1           | 1            | 1  | 1   | 1   | 1    | 1                       | 1   | 1   | 1    |
| GP Timers (General Purpose)                  | 8                                 | 8             | 8           | 8           | 8           | 16           | 16   | 16  | 16  | 16   | 16                      | 16  | 16  | 16   |
| SPORTs (Serial Ports)                        | 1                                 | 1             | 1           | 1           | 1           | 1            | 1  | 1   | 1   | 1    | 1                       | 1   | 1   | 1    |
| 16-Bit EBIU                                  | 1                                 | 1             | 1           | 1           | 1           | 1            | 1  | 1   | 1   | 1    | 1                       | 1   | 1   | 1    |

<sup>1</sup> NA = not applicable

## ANALOG FRONT END

The processors contain one ADC attached to the M0 core and two ADCs plus one DAC attached to the M4 core. Control of these data converters is simplified by two powerful on-chip analog-to-digital conversion controllers (ADCC) and a digital-to-analog conversion controller (DACC). The ADCC and DACC are integrated seamlessly into the software programming model, and they efficiently manage the configuration and real-time operation of the ADCs and DACs.

For technical details, see [ADC/DAC/Voltage Reference/Comparator Specifications on Page 64](#).

The ADCC of the M4 core provides the mechanism to control timing and execution of analog sampling events on the ADCs. The ADCC supports up to 6-channel simultaneous sampling (3x each on ADC1, ADC2), and can deliver 6 channels of simultaneously sampled ADC data to memory in 1.4 $\mu$ s, or 16 channels sampled in simultaneous pairs to memory in 3.0 $\mu$ s. Conversion data from the ADCs may be either routed via DMA to memory, or to a destination register read by the processor, or written directly to any destination register without processor intervention (for example to the FFT). The ADCC can be configured so that the two ADCs sample and convert both sets of analog inputs simultaneously or at different times and may be operated in asynchronous or synchronous modes. Full time-matching performance can be achieved in synchronous mode.

Likewise, the DACC interfaces to one externally connected DAC and two internally connected threshold DACs, and has the purpose of managing those DACs. Conversion data to the DACs may be either routed from memory through DMA, or from a source register via the processor.

Functional operation and programming for the ADCC and DACC are described in detail in the *ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4/M0 Hardware Reference*.

ADC and DAC features and performance specifications differ by processor model. Simplified block diagrams of the ADCC, DACC and the ADCs and DACs are shown in [Figure 2](#), [Figure 3](#), and [Figure 4](#).

### Considerations for Best Converter Performance

As with any high performance analog/digital circuit, to achieve best performance, good circuit design and board layout practices should be followed. The power supply and its noise bypass (decoupling), ground return paths and pin connections, and analog/digital routing channel paths and signal shielding, are all of first-order consideration. For application hints of design best practice, see [Figure 5](#) and [Figure 6](#) and the *ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4/M0 Hardware Reference*. For more information about the VREG circuit, see [Figure 18 on Page 26](#), Internal Voltage Regulator Circuit.

### Fast Over-Current Protection (FOCP)

The FOCP block is required to overcome the sampling rate requirement for certain inputs. There are three comparators available. The input of each comparator is connected internally to inputs A0, B0, and C0. The comparators have a common

upper threshold (LIMIT\_U) and a common lower threshold (LIMIT\_L), which is set by the internal 8-bit DACs. COMP\_OUT\_A/B/C outputs are user accessible. If one or more comparators are signaling "LIMIT" (availability of COMP\_OUT\_A/B/C), the AFE asserts an interrupt to the processor.

### Analog Front End (AFE) Module

The ADC module contains two primary ADCs (ADC1 and ADC2), each with three multiplexed track and hold (T/H) units, which can each sample up to 8 analog inputs per T/H. In addition, the ADC module also contains a fully independent monitor ADC (ADC0) preceded by a 7-input channel multiplexer. See [ADC Specifications – ADC0, ADC1, ADC2 on Page 64](#) for detailed performance specifications.




Figure 2. Analog Front End Block Diagram ADSP-CM418F/CM419F Dual Core, 6-Way Sampling




Figure 3. Analog Front End Block Diagram ADSP-CM416F/CM417F Dual Core, 3-Way Sampling




Figure 4. Analog Front End Block Diagram ADSP-CM411F/CM412F/CM413F Single Core, 3-Way Sampling




Figure 5. Typical Power Supply Configuration ADSP-CM411F, ADSP-CM412F, ADSP-CM413F, ADSP-CM416F, ADSP-CM417F




Figure 6. Typical Power Supply Configuration ADSP-CM418F, ADSP-CM419F



The voltage input range requirement for analog inputs is 0 V to 3.0 V. All analog inputs are of the same single-ended design. As with all single-ended inputs, signals from high impedance sources are the most difficult to control, and depending on the electrical environment, may require an external buffer circuit for signal conditioning (Figure 7). Pre-charge buffers are included to assist the external buffers in charging the 25pF input capacitor. The pre-charge feature may be disabled in software.

**DAC Module**

The DAC is a 12-bit, low power, string DAC design. The output of the DAC is buffered, and can drive an R/C load to either ground or  $V_{DD\_ANA}$ . See [DAC Specifications on Page 66](#) for detailed performance specifications.




Figure 7. Equivalent Single-Ended Input (Simplified)

**DUAL CORE SYSTEM ARCHITECTURE**

ADSP-CM41xF products may contain one ARM Cortex-M4 core, or may contain two ARM Cortex cores, an M4 and an M0. In dual core products, the system architecture is functionally partitioned to allow each core reliable, independent operation (Figure 8). Using system protection resources (SPUs and SMPUs), the programmer can partition control of the system resources arbitrarily among the two processors, down to the level of individual peripherals and to memory regions. Access to DMA slaves may be similarly regulated. Programmable bus timeout protection guarantees deterministic access completion time between core domains even in the presence of hardware faults in one domain.

Each processor is equipped with its own essential infrastructure: local SRAM, a set of communications peripherals (each has at least one UART, CAN, and SPI,) a trigger routing unit (TRU), a watchdog timer (WDT), a system event controller (SEC), an ADC controller (ADCC) and independent ADCs on the AFE, and a local APB and AXI bus fabric. The mailbox memory provides a shared memory bridge between the two subsystems for semaphores and messages. A number of general-purpose interrupts and triggers cross between subsystems to allow selected communication.

The main system AXI fabric provides universal memory interconnect between the two subsystems, displaying a unified memory map to both processors containing all system resources (except those internal to or tightly coupled to the ARM cores).

**ARM Cortex-M0 Core**

The ARM Cortex-M0 is a 32-bit ultra low gate count reduced instruction set computer (RISC). It uses 32-bit buses for instruction and data. The length of the data can be eight bits, 16 bits, or 32 bits. The length of the instruction word is 16 or 32 bits.

The M0 subsystem (Figure 9) consists of the M0 core (Figure 10), its local M0P platform SRAM, and its own communications peripherals (SPI, UART, CAN), instrumentation (ADCC), and infrastructure (SEC, TRU, WDT). The M0 subsystem operates in its own SCLK0 clock domain at speeds up to 100 MHz. The local AXI fabric supports DMA between the local peripherals and the M0P SRAM, independently from the M0 processor's connection to the SRAM via the tightly-coupled-memory AHB bus matrix. The M0P SRAM is protected by SEC\_DED ECC in hardware. The SRAM's multi-bank striped construction supports concurrent core and DMA access when no bank conflict occurs. The M0 subsystem's APB and AXI fabrics are connected to the ADSP-CM41x system, supporting incoming APB and DMA transactions (as DMA slave) as well as outgoing DMA transactions (as DMA master). DMA access latency is bounded by a fixed-delay priority-shift mechanism. A number of general-purpose trigger and interrupt signals also cross the boundary in both directions

The ARM Cortex-M0 controller features are described in the sections found on Page 12.




Figure 8. ADSP-CM41xF Dual Core ARM Architecture




Figure 9. ARM Cortex-M0 Core




Figure 10. ADSP-CM41xF ARM Cortex-M0 Core Memory Subsystem (SCLK0 Clock Domain)

## Cortex-M0 Architecture

- Thumb-2 ISA technology
- upward compatibility to the rest of the Cortex family
- 32-cycle multiplier, in designs optimized for low area
- NVIC interrupt controller (32 interrupts and 4 priority levels) supporting 75 interrupt sources with auxiliary multiplexing
- CoreSight™ debug, breakpoints, watchpoints, and cross-triggers

## Microarchitecture

- 3-stage pipeline with branch speculation
- Low-latency interrupt processing
- Von Neumann architecture

## ARM Cortex-M4 Core

The ARM Cortex-M4 core (Figure 11) is a 32-bit reduced instruction set computer (RISC). It uses 32-bit buses for instruction and data. The length of the data can be eight bits, 16 bits, or 32 bits. The length of the instruction word is 16 or 32 bits.

The M4F core-memory subsystem (Figure 12) consists of the M4 core (Figure 11), the main memory group, the MATH/CORDIC co-processor, and the M4P subsystem control/status registers. The M4F subsystem operates in its own CCLK0 clock domain at speeds up to 240 MHz. The main memory group consists of the ECC-protected, 20-way-banked main SRAM, the boot ROM and the dual-banked, ECC-protected

flash memory. The main memories support concurrent accesses by any of the M4's three AHB buses (ICODE, DCODE, and SYS) and by DMA slave accesses from the system AXI fabric, unless bank access conflicts occur. (System DMA cannot access the boot ROM, however.) DMA access latency is bounded by a programmable priority-shift mechanism. The M4F subsystem also features a MATH/CORDIC co-processor which accelerates IEEE single-precision floating-point transcendental functions. The subsystem connects to the ADSP-CM41x system peripherals and infrastructure by an APB bus bridge for MMR access, and an AXI bus bridge for accesses to the ADSP-CM41x slave memory spaces (SMC, FFT, HAE, and the M0P).

The ARM Cortex-M4 controller features are described in the following sections.

## Cortex-M4 Architecture

- Thumb-2 ISA technology
- DSP and SIMD extensions
- Single cycle MAC (Up to  $32 \times 32 + 64 \Rightarrow 64$ )
- Hardware divide instructions
- Single-precision FPU
- NVIC interrupt controller (129 interrupts and 16 priorities)
- Memory protection unit (MPU)
- Full CoreSight debug, trace, breakpoints, watchpoints, and cross-triggers




Figure 11. ARM Cortex-M4 Core

**Microarchitecture**

- 3-stage pipeline with branch speculation
- Low-latency interrupt processing with tail chaining

**Configurable For Ultra Low Power**

- Deep sleep mode, dynamic power management
- Programmable clock generator unit

**EmbeddedICE**

EmbeddedICE® provides integrated on-chip support for the core. The EmbeddedICE module contains the breakpoint and watch-point registers that allow code to be halted for debugging purposes. These registers are controlled through the JTAG and SWD test ports.

When a breakpoint or watchpoint is encountered, the processor halts and enters debug state. Once in a debug state, the processor registers can be inspected as well as the flash/EE, SRAM, and memory-mapped registers.




Figure 12. ADSP-CM41xF ARM Cortex-M4 Core Memory Subsystem (CCLK0 Clock Domain)

**PROCESSOR INFRASTRUCTURE**

The ADSP-CM41xF processor infrastructure supports two types of DMA connections: general-purpose DMA and optimized DMA. The following sections provide information on the primary infrastructure components of the ADSP-CM41xF processors.

**General-Purpose DMA Controllers (DDEs)**

The processor contains 12 peripheral DMA channels using one DDE engine each, plus one memory-to-memory (MDMA) stream with two DDE controllers plus CRC. DDE channels 0-3 (Figure 13) are for peripheral DMA within the M0 subsystem; channels 4-11 are for peripheral DMA within the M4 subsystem, and DDE channels 12-13 are for MDMA (Figure 14).

The DMA infrastructure supports concurrent access by DMA masters (peripherals, cores) to slave memory spaces (main and M0 SRAM, off-chip SMC SDRAM, and accelerator embedded memories), in a fully-matrixed fashion (Figure 13, Figure 14). The DMA fabrics concurrently support one access per slave memory space per system clock cycle without conflict.

Each of the 14 DDE engines contains an independent data FIFO. In peripheral DDEs, one end of each FIFO is connected directly to the peripheral, while the other connects independently to the system fabric. This maximizes real-time peripheral performance, as the peripheral-to-FIFO connection does not consume system bus bandwidth to accept or deliver data to the peripheral.

A CRC engine is connected to the MDMA DDEs for validating the contents of data buffers, either during transport or in place (for example, for validating flash memory.)

To reflect the peripheral pin multiplexing selections of the user, individual DDEs are similarly multiplexed among up to three peripherals (Figure 14). This allows efficiently supporting a larger number of peripheral DMA endpoints with a smaller number of DDEs, while guaranteeing that for any set of peripherals connected to pins through the pin mux, there are always DDEs available to support them.

All ADSP-CM41xF processor DDEs support a powerful set of addressing and control options:

- 32-bit addressing with 32-bit increments
- 1-D or 2-D addressing with independent X, Y counts and offsets
- Selectable interrupts on completion of X\_row or XY-array transfer

- Descriptor (scatter-gather) DMA mode controlled by arrays or linked lists of descriptors in system memory
- Autobuffer mode which continuously transfers data without processor intervention once started
- Trigger slave modes which start DMA based on an arbitrary hardware or software TRU event
- Trigger master modes which emit TRU triggers upon completion of X-row or XY-array




Figure 13. ADSP-CM41xF ARM Cortex-M0 DMA

### Optimized DMA Controllers

High performance system peripherals and accelerators have different memory handling needs which cannot be met by a centralized, one-size-fits-all DMA controller. In the ADSP-CM41xF processor, the following system elements have integrated DMA capability which is tailored to the specific function of the unit:

- **ADCC:** The ADC controller writes data structures to memory for each timer's multi-sample frame, with an arbitrary layout of samples within the frame as designed by the user. Two or more sample frames can be arranged in a circular buffer, with an interrupt every N frames, or an unconstrained output buffer array of sample frames may be generated, followed by an interrupt upon completion.
- **SINC:** Similarly, the SINC unit writes data structures to memory for each timer, each containing filter output samples for one to four sigma-delta input streams. These frames may be arranged in a circular or linear fashion, with interrupts on each data frame.

- **FFT:** The FFT accelerator not only accepts input time-domain data from any memory master in the system (including the ADCC), but also outputs spectrum data to M4, M0, or SMC memory as each accelerator operation is completed.
- **DACC:** The DAC controller contains a DMA controller for reading output data from memory with 16- or 32-bit stride, in a linear or circular buffer fashion. Interrupts on each data sample may be enabled.

### DMA Concurrency

In the processor architectures, the M4 and M0 memories and system fabrics are designed for ensuring high concurrency operation. The SRAM memories are divided into up to 20 independent array banks, with a combination of 4-way LSB-address and up to 5-way MSB-address striping methods. This means that up to four accesses to the SRAMs may all happen concurrently without any stall penalty, including one by system DMA and three by the AHB buses of the M4, provided no two accesses simultaneously contend for the same physical array bank. MSB-striping means that accesses to different 32 KB




Figure 14. ADSP-CM41xF ARM Cortex-M4 DMA

ranges never cause stalls. LSB-stripping means that concurrent accesses within such ranges only rarely conflict with one another (for example, ICODE vs. DCODE accesses.)

Further, DMA usually defers to core activity even if a banking access conflict occurs, but in a time-bounded manner. In almost all ARM-Mx code applications, DMA completes within a cycle or two of request without ever causing a processor stall, due to the memory bank partitioning. DMA will stall the processor, however, should a rare Mx application’s access pattern impede DMA for longer than a programmable threshold, so that the real-time maximum latency of DMA within the system can be definitively bounded.

**System Event Controllers (SEC)**

The SEC manages the enabling and routing of system fault sources through its integrated fault management unit.

There is a separate SEC for each processor core (SEC0 for M0, SEC1 for M4), allowing each core to maintain autonomous hardware monitors for all relevant interrupt and fault sources.

The SECs allow each core to enable and prioritize the notification of each fault source, to identify the highest-priority active fault, and to coherently mark the end of handling of each event by the core. Non-handled events may, after a programmable delay, be selected to cause the assertion of the SYS\_FAULT output, and/or to notify the other core through a TRU trigger that a failure of event processing has occurred.

The fault/event handling mechanism may be extended to off-chip sources as well, by using the bidirectional, open-drain `SYS_FAULT` pin. If so enabled, when this pin is externally pulled down, either or both cores can be notified.

### Trigger Routing Units (TRU)

The TRU provides system-level sequence control without core intervention. The TRU maps trigger masters (generators of triggers) to trigger slaves (receivers of triggers). Slave endpoints can be configured to respond to triggers in various ways. Trigger events can also be routed from one TRU to another as general-purpose trigger pulses (GTPs). Common applications enabled by the TRU include:

- Initiating the ADC sampling periodically in each PWM period or based on external events
- Controlling functional safety mechanisms
- Automatically triggering the start of a DMA sequence after a sequence from another DMA channel completes
- Software triggering
- Synchronization of concurrent activities

### Trigger Timing Unit (TTU)

The TTU provides a flexible mechanism for splitting, delaying, and generating periodic patterns of TRU triggers. Eight TRU outputs can be associated with any of four trigger groups, whose operation is initiated by TRU trigger inputs. A trigger group can be configured as a single-shot pattern, with each assigned trigger output delayed by an independent delay with `SYSCLK` resolution. Alternatively, any trigger group can be configured for periodic operation, where each assigned trigger output has an independent positive or negative delay which may lead or lag the reference timer.

A typical use of the TTU can be to precisely control the relative time of the activity of several peripherals. For example, the TTU can be used to synchronize the periodic operation of multiple PWM units with the acquisition of ADC samples at a precise time offset.

### Pin Interrupts (PINT)

Every port pin on the processor can request interrupts in either an edge-sensitive or a level-sensitive manner with programmable polarity. Interrupt functionality is decoupled from GPIO operation. Six system-level interrupt channels (PINT0–5) are reserved for this purpose. Each of these interrupt channels can manage up to 32 interrupt pins. The assignment from pin to interrupt is not performed on a pin-by-pin basis. Rather, groups of eight pins (half ports) can be flexibly assigned to interrupt channels.

Every pin interrupt channel features a special set of 32-bit memory-mapped registers that enable half-port assignment and interrupt management. This includes masking, identification, and clearing of requests. These registers also enable access to the respective pin states and use of the interrupt latches, regardless of whether the interrupt is masked or not. Most control registers feature multiple MMR address entries to write-one-to-set or write-one-to-clear them individually.

### General-Purpose I/O (GPIO)

Each general-purpose port pin can be individually controlled by manipulation of the port control, status, and interrupt registers:

- GPIO direction control register—Specifies the direction of each individual GPIO pin as input or output.
- GPIO control and status registers—A write one to modify mechanism allows any combination of individual GPIO pins to be modified in a single instruction, without affecting the level of any other GPIO pins.
- GPIO interrupt mask registers—Allow each individual GPIO pin to function as an interrupt to the processor. GPIO pins defined as inputs can be configured to generate hardware interrupts, while output pins can be triggered by software interrupts.
- GPIO interrupt sensitivity registers—Specify whether individual pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the rising and falling edges of the signal are significant.
- GPIO pull-up enable registers—Enable weak, pull-ups on individual pins.

### GPIO Programmable Drive Strength

Selected GPIOs (including the PWM pins) support a programmable, two-level drive strength capability to support glueless drive of opto-isolated interface devices.

### Pin Multiplexing

The processor supports a flexible multiplexing scheme that multiplexes the GPIO pins with various peripherals. A maximum of five peripherals plus GPIO functionality is shared by each GPIO pin. All GPIO pins have a bypass path feature—that is, when the output enable and the input enable of a GPIO pin are both active, the data signal before the pad driver is looped back to the receive path for the same GPIO pin.

For more information, see:

- [ADSP-CM411F/CM418F/CM419F GPIO Multiplexing for 210-Ball BGA on Page 47.](#)
- [ADSP-CM412F/CM413F/CM416F/CM417F GPIO Multiplexing for 176-Lead LQFP on Page 38.](#)

### GPIO Pin Safe State Sequence

Each ADSP-CM41xF GPIO supports a fault-safety mechanism by which, upon detection of a serious fault, the pin can be programmed to drive a pre-selected safe state of 0, 1 or Z. This safe state event can further be programmed to be immediate or delayed, in a global delay programmed in approximately 1  $\mu$ s units timed by an on-board RC oscillator. This allows a fault response comprising a two-step sequence of arbitrary pin states, separated by 1 to 15  $\mu$ s. The fault response is completely independent of the processor, the processor clocks (PLL and crystal), and even of the `VDDINT` supply, and only requires the presence of the 3V `VDDEXT` supply.

The serious faults which can be selected to trigger a pin safe state response include: VMU-detected power supply faults on `VDDINT` or `VDDEXT`; `OSCWDOG`-detected major faults of



the system SYS\_CLKIN0 input (missing or wrong harmonic mode); OCU-detected fine-grained faults of the system clocks or faults of the PLL; and arbitrary hardware-detected faults or software-initiated events routed by the trigger routing unit.

As these types of faults may prevent the proper operation of one or both processor cores, these are called unrecoverable faults, and can only be cleared by the assertion of the SYS\_HWRST hard reset pin.

## MEMORY ARCHITECTURE

The internal and external memory of the ADSP-CM41xF processor is shown in Figure 15 and described in the following sections.

### ARM Cortex-M4 Memory Subsystem

The memory map of the ADSP-CM41xF family is based on the Cortex-M4 model from ARM. By retaining the standardized memory mapping, it becomes easier to port applications across M4 platforms. Only the physical implementation of memories inside the model differs from other vendors.

ADSP-CM41xF application development is typically based on memory blocks across CODE/SRAM and external memory regions. Sufficient internal memory is available via internal SRAM and internal flash. Additional external memory devices may be interfaced via the SMC asynchronous memory port, as well as through the SPI0 serial memory interface.

### Code Region

Accesses in this region (0x0000\_0000 to 0x1FFF\_FFFF) are performed by the core on its ICODE and DCODE interfaces, and they target the memory resources within the Cortex-M4F platform integration component.

- **Boot ROM.** A 8K byte boot ROM executed at system reset. This space supports read-only access by the M4F core only. Note that ROM memory contents cannot be modified by the user.
- **Internal SRAM Code Region.** This memory space contains the application instructions and literal (constant) data which must be executed in real time. It supports read/write access by the M4F core and read/write DMA access by system devices. Internal SRAM can be partitioned between CODE and DATA (SRAM region in M4 space) in 32K byte blocks. Access to this region occurs at core clock speed, with no wait states.
- **Integrated Flash.** This memory space includes up to 1M byte of flash memory, which holds the user program and constant data. The initial vector table and reset boot vector are located at the base of flash memory.

Read access to this region occurs at up to core clock speed, optimized by a powerful flash prefetch unit. (see: TBD)

The flash memory also includes up to two 4K byte blocks called info blocks. Predefined locations in the info blocks can contain user's security keys for locking debug access to the part, as well as controls for boot-time initialization of the part.

Flash memory can be erased in 4 KB page units, or in mass erase operations. The memory is ECC-protected, supporting writes in 64-bit (8-byte) units.

### SRAM Region

Accesses in this region (0x2000\_0000 to 0x3FFF\_FFFF) are performed by the ARM Cortex-M4F core on its SYS interface. The SRAM region of the core can otherwise act as a data region for an application.

- **Internal SRAM Data Region.** This space can contain read/write data. Internal SRAM can be partitioned between CODE and DATA (SRAM region in M4 space) in 32K byte blocks. Access to this region occurs at core clock speed, with no wait states. It supports read/write access by the M4F core and read/write DMA access by system devices. It supports exclusive memory accesses via the global exclusive access monitor within the Cortex-M4F platform. Bit-banding support is also available.

### System Memory Spaces

- **System MMRs.** Various system MMRs reside in this region. Bit-banding support is available for MMRs.

### External Asynchronous Parallel Flash/RAM

- **L2 Asynchronous Memory.** Up to 32M byte × 4 banks of external memory can be optionally connected to the asynchronous memory port (SMC). Direct R/W data access is also possible.

### System Region

Accesses in this region (0xE000\_0000 to 0xF7FF\_FFFF) are performed by the ARM Cortex-M4F core on its SYS interface, and are handled within the Cortex-M4F platform. The MPU may be programmed to limit access to this space to privileged mode only.

- **CoreSight ROM.** The ROM table entries point to the debug components of the processor.
- **ARM PPB Peripherals.** This space is defined by ARM and occupies the bottom 256K byte of the SYS region (0xE000\_0000 to 0xE004\_0000). The space supports read/write access by the M4F core to the ARM core's internal peripherals (MPU, ITM, DWT, FPB, SCS, TPIU, ETM) and the CoreSight ROM. It is not accessible by system DMA.
- **Platform Control Registers.** This space has registers within the Cortex-M4F platform integration component that control the ARM core, its memory, and the flash memory controllers. It is accessible by the M4F core via its SYS port (but is not accessible by system DMA).

### Static Memory Controller (SMC)

The SMC can be programmed to control up to four banks of external memories or memory-mapped devices, with very flexible timing parameters. On ADSP-CM41xF processors, each bank can occupy a 32M byte segment regardless of the size of the device used.




Figure 15. ADSP-CM41xF ARM Cortex-M4 Memory Map

**Booting**

The processor has two mechanisms for automatically loading internal and external memory after a reset. The boot mode is defined by the SYS\_BMODE input pins dedicated for this purpose. There are two boot modes, boot from flash memory, or load flash from a UART serial port.

Because the M0 subsystem does not have a ROM, the M4 must load an M0 application into M0 SRAM before starting the M0. The M0 application can be conveniently stored in flash memory, or it can be loaded from any desired source or communications interface in the ADSP-CM41x system.

The boot modes are shown in Table 2. These modes are implemented by the SYS\_BMODE bits of the RCU\_CTL register and are sampled during power-on resets and software-initiated resets.

**Table 2. Boot Modes**

| SYS_BMODE[0] Setting | Description  |
|----------------------|--|
| 0                    | Direct code execution from integrated Flash Memory |
| 1                    | UART based Flash Firmware upgrade                  |

**SYSTEM ACCELERATION**

The following sections describe the system acceleration blocks of the ADSP-CM41xF processors.

**Harmonic Analysis Engine (HAE)**

The harmonic analysis engine (HAE) block receives 8 kHz input samples from two source signals whose frequencies are between 45 Hz and 65 Hz. The HAE will then process the input samples and produce output results. The output results consist of power quality measurements of the fundamental and up to 12 additional harmonics.

**FFTB Signal Spectrum Monitor**

The FFTB signal spectrum monitor accelerator provides background input signal spectrum analysis, with built-in data conversion for various sensor input formats, spectrum averaging, square magnitude computation, and band power limit detection. The FFTB unit provides up to 512-point 16-bit FFT on the input signal data provided by memory or by DMA, with optional input format conversion, Comb filtering, windowing, programmable FFT size, squared-magnitude computation, spectrum averaging, and spectrum limit checking.

The FFTB unit can be configured to accept data directly from a signal source stream such as an ADC or SINC filter, without processor intervention, and without DMA into/out of SRAM. The FFT can write its results directly to any memory space, including SRAM on either the M0 or M4.

**Sinus Cardinalis Filter Unit (SINC)**

The SINC module processes four bit streams using a pair of configurable SINC filters for each bitstream. The purpose of the primary SINC filter of each pair is to produce the filtered and

decimated output for the pair. The output may be decimated to any integer rate between 8 and 256 times lower than the input rate. Greater decimation allows greater removal of noise and therefore greater ENOB.

Optional additional filtering outside the SINC module may be used to further increase ENOB. The primary SINC filter output is accessible through transfer to processor memory, or to another peripheral, via DMA.

Each of the four channels is also provided with a low-latency secondary filter with programmable positive and negative over-range detection comparators. These limit detection events can be used to interrupt the core, generate a trigger, or signal a system fault.

**SECURITY FEATURES**

The processor provides a combination of hardware and software protection mechanisms that lock out access to the part in secure mode, but grant access in open mode. These mechanisms include password-protected UART flash loader, as well as password-protected JTAG/SWD debug interfaces.



**CAUTION**

This product includes security features that can be used to protect embedded nonvolatile memory contents and prevent execution of unauthorized code. When security is enabled on this device (either by the ordering party or the subsequent receiving parties), the ability of Analog Devices to conduct failure analysis on returned devices is limited. Contact Analog Devices for details on the failure analysis limitations for this device.

**FUNCTIONAL SAFETY FEATURES**

The processor provides the following features which can enhance or help achieve certain levels of system safety and reliability. While the level of safety is mainly dominated by system considerations, the following features are provided to enhance robustness.

**Voltage Monitoring Unit (VMU)**

The voltage monitoring unit is an on chip integrated power supply supervisory block for detecting under voltage and over voltage on both VDD\_EXT and VDD\_INT power supplies. The VMU is responsible for controlling the GPIO pin safe state mechanism and its sequence timing. The VMU is also responsible for putting flash into a safe state upon detecting a supply fault.

**Oscillator Comparator Unit (OCU)**

The processor also contains an oscillator comparator unit for detecting faults in the SYSCLK clock line. It uses an external auxiliary clock or crystal input SYS\_CLKIN1 to detect various conditions such as clock dead and clock frequency limit violations. It can generate several events to inform the processor about the violations. A clock not good signal (CLKNG) can be

configured to put the chip in to a reset state when detecting a fault event. It can also initiate the GPIO pin safe state mechanism.

### **ECC Protected L1 Memories**

The M4 and M0 processor L1 SRAMs, flash memory, and the mailbox memory are all protected with zero-wait-state SECDED ECC, natively protecting 32-bit memory elements. Writes of 8 and 16-bit data, where applicable, cause automatic background read-modify-write ECC updates, typically with no observable processor stalls. Refresh assist hardware enables periodic scrubbing of single bit errors. Multi-bit error detections optionally can signal interrupts and/or faults.

### **Cyclic Redundancy Check (CRC)**

The CRC is a hardware block used to compute the CRC of the block of data. This is based on a CRC32 engine which computes the CRC value of 32b data words presented to it. For data words of <32b in size, it is the responsibility of the core/external source to pack the data into 32b data units.

In particular, the CRC unit can be used to validate the contents of flash memory, of constant blocks of data (text or code) in SRAM. The main features of the CRC peripheral are:

- Memory scan mode
- Memory transfer mode
- Data verify mode
- Data fill mode
- 32b CRC polynomial (programmable polynomials)
- Bit/byte mirroring option
- Fault/error interrupt mechanisms

### **Cortex-M4 MPU**

The MPU divides the memory map into a number of regions, and allows the system programmer to define the location, size, access permissions, and memory attributes of each region. It supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

For more information, refer to the ARM Infocenter web page.

### **System Protection Unit (SPU)**

All system resources and L2 memory banks can be controlled by either a processor core, memory-to-memory DMA, or the debug unit. A system protection unit (SPU) enables write accesses to specific resources that are locked to a given master.

Two SPU units are provided to manage peripheral groups and their associated APB bus. SPU0 manages the M0's local peripherals, and SPU1 manages the M4 system peripherals.

Three SMPU units are provided, one for each memory space: the M4 SRAM, the M0 SRAM, and off-chip L2.

SPUs and SPMUs can be programmed to detect access timeouts, and to return control to the initiating master. This protects the system against indefinite stall faults.

System protection is enabled in greater granularity for some modules through a global lock concept, available on the most system-critical blocks. After a set of peripherals has been initialized, each desired peripheral may be marked for protection by writing its LOCK bit. Then, when the global lock is set in the SPU, the entire configuration is protected. Peripherals whose LOCK bit was previously set are protected against any writes until the global SPU lock is once again unlocked.

### **Watchpoint Protection**

The primary purpose of watchpoints and hardware breakpoints is to serve emulator needs. When enabled, they signal an emulator event whenever user-defined system resources are accessed or a core executes from user-defined addresses. Watchdog events can be configured such that they signal the events to the core or to the SEC.

### **Watchdog Timer (WDOG)**

Each core is associated with a 32-bit timer, which may be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state, via generation of a general-purpose interrupt, if the timer expires before being reset by software. The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error. Optionally, the fault management unit (FMU) can directly initiate the processor reset upon the watchdog expiry event.

### **Signal Watchdogs**

The eight general-purpose timers feature two modes to monitor off-chip signals. The watchdog period mode monitors whether external signals toggle with a period within an expected range. The watchdog width mode monitors whether the pulse widths of external signals are in an expected range. Both modes help to detect incorrect undesired toggling (or lack thereof) of system-level signals.

### **Oscillator Watchdog**

The oscillator watchdog monitors the external clock oscillator, and can detect the absence of clock as well as incorrect harmonic oscillation. The oscillator watchdog detection signal is routed to the fault management portion of the system event controller and to the GPIO pin\_safe\_state mechanism.

### **Low-Latency Sinc Filter Over-range Detection**

The SINC filter units provide a low-latency secondary filter with programmable positive and negative limit detectors for each input channel. These may be used to monitor an isolation ADC bitstream for over- or under-range conditions with a filter group delay as low as 0.7  $\mu$ s on a 10 MHz bitstream. The secondary SINC filter events can be used to interrupt the core, to

trigger other events directly in hardware using the trigger routing unit (TRU), or to signal the fault management unit of a system fault.

### **Up/Down Count Mismatch Detection**

The GP counter can monitor external signal pairs, such as request/grant strobes. If the edge count mismatch exceeds the expected range, the up/down counter can flag this to the processor or to the SEC.

### **Fault Management**

The fault management unit is part of the system event controller (SEC). Most system events can be defined as faults. If defined as such, the SEC forwards the event to its fault management unit which may automatically reset the entire device for reboot, or simply toggle the `SYS_FAULT` output pin to signal off-chip hardware. Optionally, the fault management unit can delay the action taken via a keyed sequence, to provide a final chance for the core to resolve the crisis and to prevent the fault action from being taken.

## **PROCESSOR PERIPHERALS**

The ADSP-CM41xF processors contain a rich set of peripherals, which serve to connect the external system to the processor to provide real-time sensing (ADCs, GPIOs, CNTs), control (Timers, LBA, MATH, MBOX), actuation (PWMs, GPIOs), and communication with external devices (CANs, SPIs, SPORT, UARTs, and TWI). These peripherals are connected to the core via several concurrent high-bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see the block diagram on [Page 1](#)).

The infrastructure of the processor features high speed serial and parallel ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

### **Timers**

The processor includes several timers which are described in the following sections.

#### **General-Purpose Timers**

The ADSP-CM41xF processor provides two sets of eight general-purpose timers, one set primarily associated with each processor core. Each timer has an external pin that can be configured either as a pulse width modulator (PWM) or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input on the `TM0_ACLKx` pins, an external signal on the `TM0_CLK` input pin, or to the internal SCLK.

The timer unit can be used in conjunction with the UARTs and the CAN controller to measure the width of the pulses in the data stream to provide a software auto-baud detect function for the respective serial channels.

The timer can generate interrupts to the processor core, providing periodic events for synchronization to either the system clock or to external signals. Timer events can also trigger other peripherals via the TRU (for instance, to signal a fault).

### **Pulse Width Modulator Units (PWM)**

The pulse width modulator (PWM) units provide duty cycle and phase control capabilities to a resolution of one system clock cycle (SCLK). The processor provides 24 PWM outputs, grouped into three PWM units which each feature four PWM output pairs.

The heightened precision PWM (HPPWM) modules provide increased performance to each PWM unit by increasing its resolution by several bits, resulting in enhanced precision levels. Additional features include:

- 16-bit center-based PWM generation unit
- Programmable PWM pulse width
- Single/double update modes
- Programmable dead time and switching frequency
- Twos-complement implementation which permits smooth transition to full ON and full OFF states
- Dedicated asynchronous PWM shutdown signal

Each PWM block integrates a flexible and programmable 3-phase PWM waveform generator that can be programmed to generate the required switching patterns to drive a 3-phase voltage source inverter for ac induction motor (ACIM) or permanent magnet synchronous motor (PMSM) control. In addition, the PWM block contains special functions that considerably simplify the generation of the required PWM switching patterns for control of the electronically commutated motor (ECM) or brushless dc motor (BDCM). Software can enable a special mode for switched reluctance motors (SRM).

The eight PWM output signals (per PWM unit) consist of four high-side drive signals and four low-side drive signals. The polarity of a generated PWM signal can be set with software, so that either active HI or active LO PWM patterns can be produced.

The PWM units can be immediately shut down by any of several PWM trip mechanisms. A synchronous software trip register allows simultaneous shutdown of any combination of PWM outputs. A synchronous TRU trigger mechanism allows any on-chip TRU master to cause shutdown of selected PWM outputs in a programmable sequential manner to support multilevel inverter topologies. Three asynchronous general-purpose `PWM_TRIP` inputs (active low) can be routed to any combination of the three PWM blocks to immediately cause PWM shutdown to any selected PWM output. Similarly, the three FOC analog comparators can be connected to any combination of the `PWM_TRIP` inputs.

Finally, a set of internal asynchronous monitors can also cause PWM output shutdown using the GPIO pin safe state mechanism, including clock or power fault detections by the voltage monitoring unit, the oscillator watchdog, and the oscillator comparator units.

**Debounce Unit**

Selected GPIO signals and asynchronous inter-die signals from the AFE are connected to independent channels of a programmable debounce unit. This eliminates external hardware and supports filtering of unwanted high-frequency glitches from critical signals. The signals connected to debounce channels include: the three  $\overline{\text{PWM\_TRIP}}$  signals, the FOCV comparator detection signal, and the AFE\_OK status signal.

**Serial Port (SPORT)**

The synchronous serial port provides an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' audio codecs, ADCs, and DACs. The serial port is made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. For full-duplex operation, two half SPORTs can work in conjunction with clock and frame sync signals shared internally through the SPMUX block. In some operation modes, SPORT supports gated clock.

Serial ports operate in six modes:

- Standard DSP serial mode
- Multichannel (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left-justified mode
- Right-justified mode

**General-Purpose Counters (CNT)**

The 32-bit counter can operate in general-purpose up/down count modes and can sense 2-bit quadrature or binary codes as typically emitted by industrial drives or manual thumbwheels. Count direction is either controlled by a level-sensitive input pin or by two edge detectors.

A third counter input can provide flexible zero marker support and can alternatively be used to input the push-button signal of thumb wheels. All three pins have a programmable debouncing circuit.

The GP Counter can also support a programmable M/N frequency scaling of the CNT\_CUD and CNT\_CDG pins onto output pins in quadrature encoding mode.

Internal signals forwarded to each general-purpose timer enable these timers to measure the intervals between count events. Boundary registers enable auto-zero operation or simple system warning by interrupts when programmable count values are exceeded.

**Serial Peripheral Interface Ports (SPI)**

Two SPI-compatible ports are provided, one associated primarily with each processor, which allow the processors to communicate with multiple SPI-compatible devices.

In its simplest mode, the SPI interface uses three pins for transferring data: two data pins master output-slave input and master input-slave output (SPI\_MOSI and SPI\_MISO) and a clock pin, SPI\_CLK. A SPI chip select input pin ( $\overline{\text{SPI\_SS}}$ ) lets other SPI devices select the processor, and three SPI chip select output pins (SPI\_SELn) let the processor select other SPI devices. The SPI select pins are reconfigured general-purpose I/O pins. Using these pins, the SPI provides a full-duplex, synchronous serial interface, which supports both master and slave modes and multimaster environments.

In a multi-master or multi-slave SPI system, the MOSI and MISO data output pins can be configured to behave as open drain outputs (using the ODM bit) to prevent contention and possible damage to pin drivers. An external pull-up resistor is required on both the MOSI and MISO pins when this option is selected.

When ODM is set and the SPI is configured as a master, the MOSI pin is three-stated when the data driven out on MOSI is a logic-high. The MOSI pin is not three-stated when the driven data is a logic-low. Similarly, when ODM is set and the SPI is configured as a slave, the MISO pin is three-stated if the data driven out on MISO is a logic-high.

The SPI port's baud rate and clock phase/polarities are programmable, and it has integrated DMA channels for both transmit and receive data streams.

**Universal Asynchronous Receiver/Transmitter Ports (UART)**

The ADSP-CM41xF processor provides five full-duplex universal asynchronous receiver/transmitter (UART) ports, four primarily associated with the M4 and one primarily associated with the M0, which are fully compatible with PC-standard UARTs. Each UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. A UART port includes support for five to eight data bits, and none, even, or odd parity. Optionally, an additional address bit can be transferred to interrupt only addressed nodes in multi-drop bus (MDB) systems. A frame is terminated by one, one and a half, two or two and a half stop bits.

The UART ports support automatic hardware flow control through the clear to send (CTS) input and request to send (RTS) output with programmable assertion FIFO levels.

To help support the local interconnect network (LIN) protocols, a special command causes the transmitter to queue a break command of programmable bit length into the transmit buffer. Similarly, the number of stop bits can be extended by a programmable interframe space.

The capabilities of the UARTs are further extended with support for the infrared data association (IrDA<sup>®</sup>) serial infrared physical layer link specification (SIR) protocol.

**TWI Controller Interface (TWI)**

The processor includes a 2-wire interface (TWI) module for providing a simple exchange method of control data between multiple devices. The TWI module is compatible with the

widely used I<sup>2</sup>C bus standard. The TWI module offers the capabilities of simultaneous master and slave operation and support for both 7-bit addressing and multimedia data arbitration. The TWI interface utilizes two pins for transferring clock (TWI\_SCL) and data (TWI\_SDA) and supports the protocol at speeds up to 400k bits/sec. The TWI interface pins are compatible with 5 V logic levels.

Additionally, the TWI module is fully compatible with serial camera control bus (SCCB) functionality for easier control of various CMOS camera sensor devices.

### Controller Area Network (CAN)

The ADSP-CM41xF processor features two CAN controllers, one primarily associated with the M4 and the other with the M0. Each CAN controller implements the CAN 2.0B (active) protocol. This protocol is an asynchronous communications protocol used in both industrial and automotive control systems. The CAN protocol is well suited for control applications due to its capability to communicate reliably over a network. This is because the protocol incorporates CRC checking, message error tracking, and fault node confinement.

The CAN controller offers the following features:

- 32 mailboxes (8 receive only, 8 transmit only, 16 configurable for receive or transmit)
- Dedicated acceptance masks for each mailbox
- Additional data filtering on first two bytes
- Support for both the standard (11-bit) and extended (29-bit) identifier (ID) message formats
- Support for remote frames
- Active or passive network support
- Interrupts, including: TX complete, RX complete, error and global

An additional crystal is not required to supply the CAN clock, as the CAN clock is derived from a system clock through a programmable divider.

### Logic Block Array (LBA)

The logic block array contains a number of logic blocks which can be programmed to perform a variety of logical or arithmetic functions. The logical or arithmetic function can be defined in either look-up-table (LUT) mode or product-term mode. Each logic block generates one output as a function of up to 8 or 16 inputs depending upon the chosen mode. The exact function is defined by programming eight 32-bit function registers which are mapped into the processor register space. A total of eight individual logic blocks form the logic block array. The LBA has the following features.

- Configurable per output in either LUT or PTA modes
- LUT (look-up-table) mode allows any 8-input combinational logic function
- PTA (product-term array) mode allows eight product terms with up to 16 inputs
- Scalable with typically up to eight independent outputs

- System inputs can be connected to system-specific signals (for example timer outputs, TRU slaves)
- System outputs can be connected to system-specific signals (for example TRU masters, core interrupts)

### MATH Unit

The math function unit is an accelerator that performs highly accurate single-precision floating-point computations of common transcendental functions via a single MMR interface. These functions include trigonometric, inverse trigonometric, hyperbolic, exponential, logarithm, square roots, and reciprocals.

The math unit supports both functions with single operands and Two-operand conversions between rectangular and polar coordinate functions. The functions are accurate to within 23.50 bit error of the IEEE-754 single-precision format. Most operations by this tightly-coupled accelerator complete within a defined number of core clock cycles for each function, which is more competitive than those provided by software libraries for the Cortex-M4.

### Mailbox (MBOX)

The MBOX (mailbox) block is a shared system resource, which is used to establish communication between Cortex-M4 and Cortex-M0 processor domains. The MBOX block has two access ports. Each access port is connected to a master block in the system. The size of the MBOX memory is 4 KB. To assist implementation of inter-processor semaphores, the MBOX memory supports exclusive memory operations natively from the M4 port, and emulates exclusive operations from the M0. Bit-banding operations by the M4 are also supported to the MBOX memory. The MBOX contains decode logic to alternate between the two processors. Access ports are in the same clock domain.

In ADSP-CM41xF processor, the intended use of the MBOX is as follows:

- PORT1 is connected to Cortex-M4
- PORT0 is connected to Cortex-M0

There are two register blocks. The register block for PORT1 contains:

- Control registers for PORT1, auto-refresh logic, and ECC test logic
- Status registers for PORT1, and auto-refresh logic

The register block for PORT0 contains:

- Control fields for PORT0
- Status registers for PORT0

Each port can access only its own register block.

## CLOCK AND POWER MANAGEMENT

The processor provides three operating modes, each with a different performance/power profile. Control of clocking to each of the processor peripherals also reduces power consumption. See [Table 3](#) for a summary of the power settings for each mode.


Table 3. Power Settings

| Mode                    | CGU PLL  | CGU PLL Bypassed | f <sub>CCLK</sub> | f <sub>SCLK</sub> | Core Power |
|-------------------------|----------|------------------|-------------------|-------------------|------------|
| Full On                 | Enabled  | No               | Enabled           | Enabled           | On         |
| Active                  | Enabled  | Yes              | Enabled           | Enabled           | On         |
|                         | Disabled | Yes              | Enabled           | Enabled           | On         |
| Deep Sleep <sup>1</sup> | Disabled | NA               | Disabled          | Disabled          | On         |

<sup>1</sup>NA = not applicable

### Crystal Oscillators (SYS\_XTAL0/1)


The processor can be clocked by an external crystal ([Figure 16](#)), a sine wave input, or a buffered, shaped clock derived from an external clock oscillator. If an external clock is used, it should be a TTL compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's SYS\_CLKIN0 pin. The SYS\_XTAL0 pin must be left unconnected when an external clock is used. Alternatively, because the processor includes an on-chip oscillator circuit, an external crystal may be used.



NOTE: VALUES MARKED WITH \* MUST BE CUSTOMIZED, DEPENDING ON THE CRYSTAL AND LAYOUT. ANALYZE CAREFULLY. FOR FREQUENCIES ABOVE 33 MHz, THE SUGGESTED CAPACITOR VALUE OF 18pF SHOULD BE TREATED AS A MAXIMUM, AND THE SUGGESTED RESISTOR VALUE SHOULD BE REDUCED TO 0 Ω.

Figure 16. External Crystal Connection for CLKIN0

For functional safety purposes, an auxiliary clock input ([Figure 17](#)) can be connected to SYS\_CLKIN1 and SYS\_XTAL1. Its frequency can be used to monitor the main SYS\_CLKIN0 frequency by the OCU unit. If not used, SYS\_CLKIN1 must be grounded and SYS\_XTAL1 must be left unconnected.



NOTE: VALUES MARKED WITH \* MUST BE CUSTOMIZED, DEPENDING ON THE CRYSTAL AND LAYOUT. FOR FREQUENCIES ABOVE 22 MHz, THE SUGGESTED RESISTOR VALUE SHOULD BE REDUCED (~450 Ω).

Figure 17. External Crystal Connection for CLKIN1

For fundamental frequency operation, use the circuit shown in [Figure 16](#) for each connected crystal. A parallel-resonant, fundamental frequency, microprocessor grade crystal is connected across the SYS\_CLKIN and XTAL pins. The on-chip resistance between SYS\_CLKIN and the XTAL pin is in the 500 kΩ range. Further parallel resistors are typically not recommended.

The two capacitors and the series resistor shown in [Figure 16](#) fine tune phase and amplitude of the sine frequency. The capacitor and resistor values shown in [Figure 16](#) are typical values only. The capacitor values are dependent upon the crystal manufacturers' load capacitance recommendations and the PCB physical layout. The resistor value depends on the drive level specified by the crystal manufacturer. The user should verify the customized values based on careful investigations on multiple devices over temperature range.

A third-overtone crystal can be used for frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone by adding a tuned inductor circuit as shown in [Figure 16](#). A design procedure for third-overtone operation is discussed in detail in application note (EE-168) "Using Third Overtone Crystals with the ADSP-218x DSP" ([www.analog.com/ee-168](http://www.analog.com/ee-168)).

### Oscillator Watchdog

A programmable oscillator watchdog unit is provided to allow verification of proper startup and harmonic mode of the external crystal. This allows the user to specify the expected frequency of oscillation, and to enable detection of non-oscillation and improper-oscillation faults. These events can be routed to the SYS\_FAULT output pin and/or to cause a reset of the part.

### Clock Generation (CGU)

The clock generation unit (CGU) generates all on-chip clocks and synchronization signals. Multiplication factors are programmed to the PLLs to define the PLLCLK frequency.



Programmable values divide the PLLCLK frequency to generate the core clock (CCLK), the system clocks (SCLK) and the output clock (OCLK). This is illustrated in [Figure 19 on Page 61](#).

Writing to the CGU control registers does not affect the behavior of the PLL immediately. Registers are first programmed with a new value, and the PLL logic executes the changes so that it transitions smoothly from the current conditions to the new ones.

SYS\_CLKIN oscillations start when power is applied to the VDD\_EXT pins. The rising edge of SYS\_HWRST can be applied as soon as all voltage supplies are within specifications (see [Operating Conditions on Page 60](#)), and SYS\_CLKIN oscillations are stable.

**Clock Out/External Clock**

A SYS\_CLKOUT output pin has programmable options to output divided-down versions of the on-chip clocks. The SYS\_CLKOUT pin can be programmed to drive a buffered version of the clock input, or any of a set of available clocks in the ADSP-CM41x system. By default, SYS\_CLKOUT is driven LOW. Clock generation faults (for example PLL unlock) may trigger a reset by hardware.

SYS\_CLKOUT can be used to output one of several different clocks used on the processor. The clocks shown in [Table 4](#) can be outputs from SYS\_CLKOUT.

**Table 4. SYS\_CLKOUT Source and Divider Options**

| Clock Source | Divider   |
|--------------|---|
| GND          | Logic low   |
| CLKBUF0      | Buffered SYS_CLKIN0   |
| CLKBUF1      | Buffered SYS_CLKIN1   |
| CCLK0        | M4 controller clock, divided by 4   |
| SCLK0        | M0 supervisor clock, divided by 2   |
| SYSCLK       | System clock, divided by 2  |
| DCLK         | CGU DCLK output used for generating the AFE FOCP clock, prior to the FOCP_DIV divider |
| FOCP_CLK     | The AFE FOCP clock, after the FOCP_DIV divider  |
| OUTCLK       | Programmable  |
| MORST        | Buffered M0 supervisor reset  |
| SYSRST       | Buffered system reset from RCU  |

**Power Management**

As shown in [Table 5](#) and [Figure 5 on Page 8](#), the processor supports three different power domains, VDD\_INT, VDD\_EXT and VDD\_ANA. By isolating the internal logic of the processor into its own power domain, separate from other I/O, the processor can take advantage of dynamic power management without affecting the other I/O devices. All domains must be powered according to the appropriate [Specifications](#) table for processor operating conditions; even if the feature/peripheral is not used.

The dynamic power management feature of the processor allows the processor’s core clock frequency ( $f_{CCLK}$ ) to be dynamically controlled.

**Table 5. Power Domains**

| Power Domain       | Pin                 |
|--------------------|---------------------|
| All Internal Logic | V <sub>DD_INT</sub> |
| Digital I/O        | V <sub>DD_EXT</sub> |
| Analog             | V <sub>DD_ANA</sub> |

The power dissipated by a processor is largely a function of its clock frequency and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation. For more information on power pins, see [Operating Conditions on Page 60](#).

**Full-On Operating Mode—Maximum Performance**

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the execution state in which maximum performance can be achieved. The processor core and all enabled peripherals run at full speed.

For more information about PLL controls, see the “Dynamic Power Management” chapter in the *ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4/M0 Hardware Reference*.

**Deep Sleep Operating Mode—Maximum Dynamic Power Savings**

The deep sleep mode maximizes dynamic power savings by disabling the clocks to the processor core and to all synchronous peripherals. Asynchronous peripherals may still be running but cannot access internal resources or external memory.

**Voltage Regulation for VDD\_INT**

The internal voltage VDD\_INT to the ADSP-CM41xF processors can be generated either by using an on-chip voltage regulator or by an external voltage regulator.

The VDD\_INT supply can be generated using the external I/O supply VDD\_EXT. [Figure 18](#) shows the external components required to complete the power management system for proper operation. For more details regarding component selection, refer to application note (EE-TBD) “ADSP-CM41x Power Supply Transistor Selection Guidelines” ([www.analog.com/ee-TBD](http://www.analog.com/ee-TBD)).

The internal voltage regulator can be bypassed and VDD\_INT can be supplied using an external regulator. When an external regulator is used, VREG\_BASE must be tied to ground for minimal current consumption.




Figure 18. Internal Voltage Regulator Circuit

### Reset Control Unit (RCU)

Reset is the initial state of the whole processor or of the core and is the result of a hardware or software triggered event. In this state, all control registers are set to their default values and functional units are idle. Exiting a core only reset starts with the core being ready to boot.

The reset control unit (RCU) controls how all the functional units enter and exit reset. Differences in functional requirements and clocking constraints define how reset signals are generated. Programs must guarantee that none of the reset functions puts the system into an undefined state or causes resources to stall.

From a system perspective reset is defined by both the reset target and the reset source as described below.

Target defined:

- Hardware reset—All functional units are set to their default states without exception. History is lost.
- System reset—All functional units except the RCU are set to their default states.

Source defined:

- Hardware reset—The  $\overline{\text{SYS\_HWRST}}$  input signal is asserted active (pulled down).
- System reset—May be triggered by software (writing to the RCU\_CTL register) or by another functional unit such as the dynamic power management (DPM) unit or any of the system event controller (SEC), trigger routing unit (TRU), or emulator inputs.
- Trigger request (peripheral).

### SYSTEM DEBUG

The processor includes various features that allow for easy system debug. These are described in the following sections.

#### JTAG Debug and Serial Wire Debug Port (SWJ-DP)

SWJ-DP is a combined JTAG-DP and SW-DP that enables either a serial wire debug (SWD) or JTAG probe to be connected to a target. SWD signals share the same pins as JTAG. There is an auto detect mechanism that switches between

JTAG-DP and SW-DP depending on which special data sequence is used the emulator pod transmits to the JTAG pins. The SWJ-DP behaves as a JTAG target if normal JTAG sequences are sent to it and as a single wire target if the SW\_DP sequence is transmitted.

#### Embedded Trace Macrocell (ETM) and Instrumentation Trace Macrocell (ITM)

The ADSP-CM41xF processors support both embedded trace macrocell (ETM) and instrumentation trace macrocell (ITM). These both offer an optional debug component that enables logging of real-time instruction and data flow within the CPU core. This data is stored and read through special debugger pods that have the trace feature capability. The ITM is a single-data pin feature and the ETM is a 4-data pin feature.

#### System Watchpoint Unit (SWU)

The system watchpoint unit (SWU) is a single module which connects to a single system bus and provides for transaction monitoring. One SWU is attached to the bus going to each system slave. The SWU provides ports for all system bus address channel signals. Each SWU contains four match groups of registers with associated hardware. These four SWU match groups operate independently, but share common event (interrupt and trigger) outputs.

#### Flash Patch and Breakpoint Unit (FPB)

The FPB implements hardware breakpoints, and implements patching of code and data by redirecting specified code or literal addresses to locations in R/W system memory. The ADSP-CM41xF processor implements a full FPB with eight comparators (six code/breakpoint and two literal data.)

### DEVELOPMENT TOOLS

The ADSP-CM41xF processor is supported with a set of highly sophisticated and easy-to-use development tools for embedded applications. For more information, see the Analog Devices website.

### ADDITIONAL INFORMATION

The following publications that describe the ADSP-CM41xF processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- *ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4/M0 Hardware Reference*
- *ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4/M0 Anomaly List*

This data sheet describes the ARM Cortex-M4 and ARM Cortex-M0 core and memory architecture used on the ADSP-CM41xF processor, but does not provide detailed programming information for the ARM processor. For more information about programming the ARM processor, visit the ARM Infocenter web page.

The applicable documentation for programming the ARM Cortex-M4 processor include:

- *Cortex<sup>®</sup>-M0 Devices Generic User Guide*
- *CoreSight<sup>™</sup> ETM<sup>™</sup>-M0 Technical Reference Manual*
- *Cortex<sup>®</sup>-M0 Technical Reference Manual*
- *Cortex<sup>®</sup>-M4 Devices Generic User Guide*
- *CoreSight<sup>™</sup> ETM<sup>™</sup>-M4 Technical Reference Manual*
- *Cortex<sup>®</sup>-M4 Technical Reference Manual*

## RELATED SIGNAL CHAINS

A signal chain is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the [www.analog.com](http://www.analog.com) website.

The application signal chains page in the Circuits from the Lab<sup>®</sup> site (<http://www.analog.com/circuits>) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

## SECURITY FEATURES DISCLAIMER

To our knowledge, the Security Features, when used in accordance with the data sheet and hardware reference manual specifications, provide a secure method of implementing code and data safeguards. However, Analog Devices does not guarantee that this technology provides absolute security.

ACCORDINGLY, ANALOG DEVICES HEREBY DISCLAIMS ANY AND ALL EXPRESS AND IMPLIED WARRANTIES THAT THE SECURITY FEATURES CANNOT BE BREACHED, COMPROMISED, OR OTHERWISE CIRCUMVENTED AND IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY LOSS, DAMAGE, DESTRUCTION, OR RELEASE OF DATA, INFORMATION, PHYSICAL PROPERTY, OR INTELLECTUAL PROPERTY.

## ADSP-CM41xF DETAILED SIGNAL DESCRIPTIONS

The table provides a detailed description of each pin.

Table 6. ADSP-CM41xF Detailed Signal Descriptions

| Signal Name   | Direction | Description  |
|---------------|-----------|--|
| ADC_VIN_A[n]  | InOut     | <b>Channel n Single-Ended Analog Input for ADC</b>   |
| ADC_VIN_B[n]  | InOut     | <b>Channel n Single-Ended Analog Input for ADC</b>   |
| ADC_VIN_C[n]  | InOut     | <b>Channel n Single-Ended Analog Input for ADC</b>   |
| ADC_VIN_D[n]  | InOut     | <b>Channel n Single-Ended Analog Input for ADC</b>   |
| BYP_A2        | InOut     | <b>On-chip Analog Power Regulation Bypass Filter Node for ADC</b>  |
| BYP_A[n]      | InOut     | <b>On-chip Analog Power Regulation Bypass Filter Node for ADC</b>  |
| BYP_D0        | InOut     | <b>On-chip Analog Power Regulation Bypass Filter Node for DAC</b>  |
| CAN_RX        | Input     | <b>Receive.</b> Typically an external CAN transceiver's RX output.   |
| CAN_TX        | Output    | <b>Transmit.</b> Typically an external CAN transceiver's TX input.   |
| CNT_DG        | Input     | <b>Count Down and Gate.</b> Depending on the mode of operation this input acts either as a count down signal or a gate signal.<br>Count Down: This input causes the GP counter to decrement.<br>Gate: Stops the GP counter from incrementing or decrementing.                  |
| CNT_OUTA      | InOut     | <b>Output Divider A</b>  |
| CNT_OUTB      | InOut     | <b>Output Divider B</b>  |
| CNT_UD        | Input     | <b>Count Up and Direction.</b> Depending on the mode of operation this input acts either as a count up signal or a direction signal.<br>Count Up: This input causes the GP counter to increment.<br>Direction: Selects whether the GP counter is incrementing or decrementing. |
| CNT_ZM        | Input     | <b>Count Zero Marker.</b> Input that connects to the zero marker output of a rotary device or detects the pressing of a pushbutton.  |
| COMP_OUT_A    | InOut     | <b>Fast over-current protection comparator A output</b>  |
| COMP_OUT_B    | InOut     | <b>Fast over-current protection comparator B output</b>  |
| COMP_OUT_C    | InOut     | <b>Fast over-current protection comparator C output</b>  |
| CPTMR_IN[n]   | Input     | <b>Input</b>   |
| DAC0_VOUT     | InOut     | <b>Analog Voltage Output n</b>   |
| GND_ANA4_COMP | InOut     | <b>Analog Ground for Comparators</b>   |
| GND_ANA5_DAC  | InOut     | <b>Analog Ground for DAC</b>   |
| GND_ANA[n]    | InOut     | <b>Analog Ground return for VDD_ANA[n]</b>   |
| GND_REFCAP0   | InOut     | <b>Ground return for REF_INOUT0</b>  |
| GND_REFCAP1   | InOut     | <b>VREF bypass capacitor</b>   |
| GND_VREF2     | InOut     | <b>Analog VREF Ground</b>  |
| JTG_TCK       | Input     | <b>JTAG Clock.</b> JTAG test access port clock.  |
| JTG_TDI       | Input     | <b>JTAG Serial Data In.</b> JTAG test access port data input.  |
| JTG_TDO       | Output    | <b>JTAG Serial Data Out.</b> JTAG test access port data output.  |
| JTG_TMS       | InOut     | <b>JTAG Mode Select.</b> JTAG test access port mode select.  |
| JTG_TRST      | Input     | <b>JTAG Reset.</b> JTAG test access port reset.  |
| LBA_PIN[n]    | InOut     | <b>LBA data input or the logic output</b>  |
| PWM_AH        | Output    | <b>Channel A High Side.</b> High side drive signal.  |
| PWM_AL        | Output    | <b>Channel A Low Side.</b> Low side drive signal.  |
| PWM_BH        | Output    | <b>Channel B High Side.</b> High side drive signal.  |
| PWM_BL        | Output    | <b>Channel B Low Side.</b> Low side drive signal.  |
| PWM_CH        | Output    | <b>Channel C High Side.</b> High side drive signal.  |
| PWM_CL        | Output    | <b>Channel C Low Side.</b> Low side drive signal.  |

Table 6. ADSP-CM41xF Detailed Signal Descriptions (Continued)

| Signal Name                     | Direction | Description   |
|---------------------------------|-----------|---|
| PWM_DH                          | Output    | <b>Channel D High Side.</b> High side drive signal.   |
| PWM_DL                          | Output    | <b>Channel D Low Side.</b> Low side drive signal.   |
| PWM_SYNC                        | InOut     | <b>PWMTMR Grouped.</b> This input is for an externally generated sync signal. If the sync signal is internally generated no connection is necessary.  |
| $\overline{\text{PWM\_TRIPA}}$  | Input     | <b>Muxed PWM Trip A interrupt</b>   |
| $\overline{\text{PWM\_TRIPB}}$  | Input     | <b>Muxed PWM Trip B interrupt</b>   |
| $\overline{\text{PWM\_TRIPC}}$  | Input     | <b>Muxed PWM Trip C interrupt</b>   |
| P_[nn]                          | InOut     | <b>Position n.</b> General purpose input/output. See the GP Ports chapter of the HRM for programming information.   |
| REFCAP0                         | InOut     | <b>Output of BandGap Generator Filter Node</b>  |
| REFCAP1                         | InOut     | <b>Output of BandGap Generator Filter Node</b>  |
| REF_BUFOUT[n]                   | InOut     | <b>Voltage reference buffered output</b>  |
| SINC_CLK0                       | InOut     | <b>Clock 0</b>  |
| SINC_D0                         | InOut     | <b>Data 0</b>   |
| SINC_D1                         | InOut     | <b>Data 1</b>   |
| SINC_D2                         | InOut     | <b>Data 2</b>   |
| SINC_D3                         | InOut     | <b>Data 3</b>   |
| $\overline{\text{SMC\_ABE[n]}}$ | Output    | <b>Byte Enable n.</b> Indicate whether the lower or upper byte of a memory is being accessed. When an asynchronous write is made to the upper byte of a 16-bit memory, SMC_ABE1b=0 and SMC_ABE0b=1. When an asynchronous write is made to the lower byte of a 16-bit memory, SMC_ABE1b=1 and SMC_ABE0b=0. |
| $\overline{\text{SMC\_AMS[n]}}$ | Output    | <b>Memory Select n.</b> Typically connects to the chip select of a memory device.   |
| $\overline{\text{SMC\_AOE}}$    | Output    | <b>Output Enable.</b> Asserts at the beginning of the setup period of a read access.  |
| SMC_ARDY                        | Input     | <b>Asynchronous Ready.</b> Flow control signal used by memory devices to indicate to the SMC when further transactions may proceed.   |
| $\overline{\text{SMC\_ARE}}$    | Output    | <b>Read Enable.</b> Asserts at the beginning of a read access.  |
| $\overline{\text{SMC\_AWE}}$    | Output    | <b>Write Enable.</b> Asserts for the duration of a write access period.   |
| SMC_A[nn]                       | Output    | <b>Address n.</b> Address bus.  |
| SMC_D[nn]                       | InOut     | <b>Data n.</b> Bidirectional data bus.  |
| SPI_CLK                         | InOut     | <b>Clock.</b> Input in slave mode, output in master mode.   |
| SPI_D2                          | InOut     | <b>Data 2.</b> Used to transfer serial data in Quad mode. Open-drain when ODM mode is enabled.  |
| SPI_D3                          | InOut     | <b>Data 3.</b> Used to transfer serial data in Quad mode. Open-drain when ODM mode is enabled.  |
| SPI_MISO                        | InOut     | <b>Master In, Slave Out.</b> Used to transfer serial data. Operates in the same direction as SPI_MOSI in Dual and Quad modes. Open-drain when ODM mode is enabled.  |
| SPI_MOSI                        | InOut     | <b>Master Out, Slave In.</b> Used to transfer serial data. Operates in the same direction as SPI_MISO in Dual and Quad modes. Open-drain when ODM mode is enabled.  |
| SPI_RDY                         | InOut     | <b>Ready.</b> Optional flow signal. Output in slave mode, input in master mode.   |
| $\overline{\text{SPI\_SEL[n]}}$ | Output    | <b>Slave Select Output n.</b> Used in Master mode to enable the desired slave.  |
| $\overline{\text{SPI\_SS}}$     | Input     | <b>Slave Select Input.</b> Slave mode: Acts as the slave select input.<br>Master mode: Optionally serves as an error detection input for the SPI when there are multiple masters.   |
| SPT_ACLK                        | InOut     | <b>Channel A Clock.</b> Data and Frame Sync are driven/sampled with respect to this clock. This signal can be either internally or externally generated.  |
| SPT_AD0                         | InOut     | <b>Channel A Data 0.</b> Primary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.   |
| SPT_AD1                         | InOut     | <b>Channel A Data 1.</b> Secondary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.   |
| SPT_AFS                         | InOut     | <b>Channel A Frame Sync.</b> The frame sync pulse initiates shifting of serial data. This signal is either generated internally or externally.  |

Table 6. ADSP-CM41xF Detailed Signal Descriptions (Continued)

| Signal Name   | Direction | Description   |
|---------------|-----------|---|
| SPT_ATDV      | Output    | <b>Channel A Transmit Data Valid.</b> This signal is optional and only active when SPORT is configured in multi-channel transmit mode. It is asserted during enabled slots. |
| SPT_BCLK      | InOut     | <b>Channel B Clock.</b> Data and Frame Sync are driven/sampled with respect to this clock. This signal can be either internally or externally generated.                    |
| SPT_BD0       | InOut     | <b>Channel B Data 0.</b> Primary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.         |
| SPT_BD1       | InOut     | <b>Channel B Data 1.</b> Secondary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.       |
| SPT_BFS       | InOut     | <b>Channel B Frame Sync.</b> The frame sync pulse initiates shifting of serial data. This signal is either generated internally or externally.                              |
| SPT_BTDV      | Output    | <b>Channel B Transmit Data Valid.</b> This signal is optional and only active when SPORT is configured in multichannel transmit mode. It is asserted during enabled slots.  |
| SYS_BMODE0    | Input     | <b>Boot Mode Control n.</b> Selects the boot mode of the processor.   |
| SYS_CLKIN0    | Input     | <b>Clock/Crystal Input</b>  |
| SYS_CLKINT    | Input     | <b>Clock/Crystal Input</b>  |
| SYS_CLKOUT    | Output    | <b>Processor Clock Output.</b> Outputs internal clocks. Clocks may be divided down. See the CGU chapter of the HRM for more details.  |
| SYS_DSVAKE[n] | InOut     | <b>Deep Sleep Wakeup n</b>  |
| SYS_FAULT     | InOut     | <b>Active-High Fault Output.</b> Indicates indicates internal faults or senses external faults depending on the operating mode.   |
| SYS_HWRST     | Input     | <b>Processor Hardware Reset Control.</b> Resets the device when asserted.   |
| SYS_NMI       | Input     | <b>Non-maskable Interrupt.</b> See the hardware and programming reference manuals for more details.   |
| SYS_RESOUT    | Output    | <b>Reset Output.</b> Indicates that the device is in the reset state.   |
| SYS_XTALO     | Output    | <b>Crystal Output</b>   |
| SYS_XTALI     | Output    | <b>Crystal Output</b>   |
| TM_ACI[n]     | Input     | <b>Alternate Capture Input n.</b> Provides an additional input for WIDCAP, WATCHDOG, and PININT modes.  |
| TM_ACLK[n]    | Input     | <b>Alternate Clock n.</b> Provides an additional time base for use by an individual timer.  |
| TM_CLK        | Input     | <b>Clock.</b> Provides an additional global time base for use by all the GP timers.   |
| TM_TMR[n]     | InOut     | <b>Timer n.</b> The main input/output signal for each timer.  |
| TRACE_CLK     | Output    | <b>Trace Clock.</b> Clock output.   |
| TRACE_D[nn]   | Output    | <b>Trace Data n.</b> Unidirectional data bus.   |
| TWI_SCL       | InOut     | <b>Serial Clock.</b> Clock output when master, clock input when slave.  |
| TWI_SDA       | InOut     | <b>Serial Data.</b> Receives or transmits data.   |
| UART_CTS      | Input     | <b>Clear to Send.</b> Flow control signal.  |
| UART_RTS      | Output    | <b>Request to Send.</b> Flow control signal.  |
| UART_RX       | Input     | <b>Receive.</b> Receive input. Typically connects to a transceiver that meets the electrical requirements of the device being communicated with.                            |
| UART_TX       | Output    | <b>Transmit.</b> Transmit output. Typically connects to a transceiver that meets the electrical requirements of the device being communicated with.                         |
| VDD_ANA[n]    | InOut     | <b>Analog Power Supply Voltage</b>  |
| VDD_COMP      | InOut     | <b>Power supply for over current comparator</b>   |
| VDD_EXT       | InOut     | <b>External Voltage Domain</b>  |

## ADSP-CM412F/CM413F/CM416F/CM417F 176-LEAD LQFP SIGNAL DESCRIPTIONS

The processor’s pin definitions are shown in the table. The columns in this table provide the following information:

- **Signal Name:** The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- **Description:** The Description column in the table provides a verbose (descriptive) name for the signal.

- **General-Purpose Port:** The Port column in the table shows whether or not the signal is multiplexed with other signals on a general-purpose I/O port pin.
- **Pin Name:** The Pin Name column in the table identifies the name of the package pin (at power on reset) on which the signal is located (if a single function pin) or is multiplexed (if a general-purpose I/O pin).

Table 7. ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead LQFP Signal Descriptions

| Signal Name | Description  | Port      | Pin Name   |
|-------------|--|-----------|------------|
| ADC_VIN_A0  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A0 |
| ADC_VIN_A1  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A1 |
| ADC_VIN_A2  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A2 |
| ADC_VIN_A3  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A3 |
| ADC_VIN_A4  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A4 |
| ADC_VIN_A5  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A5 |
| ADC_VIN_A6  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A6 |
| ADC_VIN_A7  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A7 |
| ADC_VIN_B0  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B0 |
| ADC_VIN_B1  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B1 |
| ADC_VIN_B2  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B2 |
| ADC_VIN_B3  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B3 |
| ADC_VIN_B4  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B4 |
| ADC_VIN_B5  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B5 |
| ADC_VIN_B6  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B6 |
| ADC_VIN_B7  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B7 |
| ADC_VIN_C0  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C0 |
| ADC_VIN_C1  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C1 |
| ADC_VIN_C2  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C2 |
| ADC_VIN_C3  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C3 |
| ADC_VIN_C4  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C4 |
| ADC_VIN_C5  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C5 |
| ADC_VIN_C6  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C6 |
| ADC_VIN_C7  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C7 |
| ADC_VIN_D0  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D0 |
| ADC_VIN_D1  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D1 |
| ADC_VIN_D2  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D2 |
| ADC_VIN_D3  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D3 |
| ADC_VIN_D4  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D4 |
| ADC_VIN_D5  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D5 |
| ADC_VIN_D6  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D6 |
| BYP_A0      | On-chip Analog Power Regulation Bypass Filter Node for ADC | Not Muxed | BYP_A0     |
| BYP_A1      | On-chip Analog Power Regulation Bypass Filter Node for ADC | Not Muxed | BYP_A1     |
| BYP_D0      | On-chip Analog Power Regulation Bypass Filter Node for DAC | Not Muxed | BYP_D0     |
| CAN0_RX     | CAN0 Receive   | A         | PA_06      |
| CAN0_TX     | CAN0 Transmit  | A         | PA_07      |

Table 7. ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead LQFP Signal Descriptions (Continued)

| Signal Name   | Description                                      | Port      | Pin Name      |
|---------------|--|-----------|---------------|
| CAN1_RX       | CAN1 Receive                                     | E         | PE_12         |
| CAN1_TX       | CAN1 Transmit                                    | E         | PE_13         |
| CNT0_DG       | CNT0 Count Down and Gate                         | C         | PC_13         |
| CNT0_OUTA     | CNT0 Output Divider A                            | B         | PB_08         |
| CNT0_OUTB     | CNT0 Output Divider B                            | B         | PB_10         |
| CNT0_UD       | CNT0 Count Up and Direction                      | B         | PB_09         |
| CNT0_ZM       | CNT0 Count Zero Marker                           | C         | PC_14         |
| COMP_OUT_A    | Fast over-current protection comparator A output | Not Muxed | COMP_OUT_A    |
| COMP_OUT_B    | Fast over-current protection comparator B output | Not Muxed | COMP_OUT_B    |
| COMP_OUT_C    | Fast over-current protection comparator C output | Not Muxed | COMP_OUT_C    |
| CPTMR0_IN0    | CPTMR0 Input                                     | E         | PE_02         |
| CPTMR0_IN1    | CPTMR0 Input                                     | E         | PE_04         |
| CPTMR0_IN2    | CPTMR0 Input                                     | F         | PF_06         |
| DAC0_VOUT     | Analog Voltage Output n                          | Not Muxed | DAC0_VOUT     |
| GND_ANA0      | Analog Ground return for VDD_ANA[n]              | Not Muxed | GND_ANA0      |
| GND_ANA1      | Analog Ground return for VDD_ANA[n]              | Not Muxed | GND_ANA1      |
| GND_ANA2      | Analog Ground return for VDD_ANA[n]              | Not Muxed | GND_ANA2      |
| GND_ANA3      | Analog Ground return for VDD_ANA[n]              | Not Muxed | GND_ANA3      |
| GND_ANA4_COMP | AFE_GND_COMP_ANA4                                | Not Muxed | GND_ANA4_COMP |
| GND_ANA5_DAC  | AFE_GND_DAC_ANA5                                 | Not Muxed | GND_ANA5_DAC  |
| GND_REFCAP0   | Ground return for REF_INOUT0                     | Not Muxed | GND_REFCAP0   |
| GND_REFCAP1   | GND_REFCAP1                                      | Not Muxed | GND_REFCAP1   |
| GND_VREF0     | Ground return for REF_BUFOUT[n]                  | Not Muxed | GND_VREF0     |
| GND_VREF1     | Ground return for REF_BUFOUT[n]                  | Not Muxed | GND_VREF1     |
| JTG_TCK       | JTAG Clock                                       | Not Muxed | JTG_TCK/SWCLK |
| JTG_TDI       | JTAG Serial Data In                              | Not Muxed | JTG_TDI       |
| JTG_TDO       | JTAG Serial Data Out                             | Not Muxed | JTG_TDO/SWO   |
| JTG_TMS       | JTAG Mode Select                                 | Not Muxed | JTG_TMS/SWDIO |
| JTG_TRST      | JTAG Reset                                       | Not Muxed | JTG_TRST      |
| LBA0_PIN0     | LBA0 LBA data input or the logic output          | F         | PF_03         |
| LBA0_PIN1     | LBA0 LBA data input or the logic output          | F         | PF_04         |
| LBA0_PIN2     | LBA0 LBA data input or the logic output          | F         | PF_05         |
| LBA0_PIN3     | LBA0 LBA data input or the logic output          | F         | PF_06         |
| LBA0_PIN4     | LBA0 LBA data input or the logic output          | F         | PF_07         |
| LBA0_PIN5     | LBA0 LBA data input or the logic output          | F         | PF_08         |
| LBA0_PIN6     | LBA0 LBA data input or the logic output          | C         | PC_02         |
| LBA0_PIN7     | LBA0 LBA data input or the logic output          | C         | PC_04         |
| PWM0_AH       | PWM0 Channel A High Side                         | B         | PB_00         |
| PWM0_AL       | PWM0 Channel A Low Side                          | B         | PB_01         |
| PWM0_BH       | PWM0 Channel B High Side                         | B         | PB_02         |
| PWM0_BL       | PWM0 Channel B Low Side                          | B         | PB_03         |
| PWM0_CH       | PWM0 Channel C High Side                         | B         | PB_04         |
| PWM0_CL       | PWM0 Channel C Low Side                          | B         | PB_05         |
| PWM0_DH       | PWM0 Channel D High Side                         | B         | PB_06         |
| PWM0_DL       | PWM0 Channel D Low Side                          | B         | PB_07         |
| PWM0_SYNC     | PWM0 PWMTMR Grouped                              | D         | PD_00         |



Table 7. ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead LQFP Signal Descriptions (Continued)

| Signal Name      | Description   | Port      | Pin Name |
|------------------|---|-----------|----------|
| PWM1_AH          | PWM1 Channel A High Side                                | B         | PB_08    |
| PWM1_AL          | PWM1 Channel A Low Side                                 | B         | PB_09    |
| PWM1_BH          | PWM1 Channel B High Side                                | B         | PB_10    |
| PWM1_BL          | PWM1 Channel B Low Side                                 | B         | PB_11    |
| PWM1_CH          | PWM1 Channel C High Side                                | B         | PB_12    |
| PWM1_CL          | PWM1 Channel C Low Side                                 | B         | PB_13    |
| PWM1_DH          | PWM1 Channel D High Side                                | B         | PB_14    |
| PWM1_DL          | PWM1 Channel D Low Side                                 | B         | PB_15    |
| PWM1_SYNC        | PWM1 PWMTMR Grouped                                     | E         | PE_09    |
| PWM2_AH          | PWM2 Channel A High Side                                | E         | PE_00    |
| PWM2_AL          | PWM2 Channel A Low Side                                 | E         | PE_01    |
| PWM2_BH          | PWM2 Channel B High Side                                | E         | PE_02    |
| PWM2_BL          | PWM2 Channel B Low Side                                 | E         | PE_03    |
| PWM2_CH          | PWM2 Channel C High Side                                | E         | PE_04    |
| PWM2_CL          | PWM2 Channel C Low Side                                 | E         | PE_05    |
| PWM2_DH          | PWM2 Channel D High Side                                | E         | PE_06    |
| PWM2_DL          | PWM2 Channel D Low Side                                 | E         | PE_07    |
| PWM2_SYNC        | PWM2 PWMTMR Grouped                                     | E         | PE_08    |
| <u>PWM_TRIPA</u> | Muxed PWM Trip A signal                                 | D         | PD_01    |
| <u>PWM_TRIPB</u> | Muxed PWM Trip B signal                                 | E         | PE_10    |
| <u>PWM_TRIPC</u> | Muxed PWM Trip C signal                                 | E         | PE_11    |
| REFCAP0          | Output of BandGap Generator Filter Node                 | Not Muxed | REFCAP0  |
| REFCAP1          | Output of BandGap Generator Filter Node                 | Not Muxed | REFCAP1  |
| REF_BUFOUT0      | Voltage reference ADC0 and DAC0                         | Not Muxed | VREF0    |
| REF_BUFOUT1      | Voltage reference ADC1 and Over Current Comparator DACs | Not Muxed | VREF1    |
| SINC0_CLK0       | SINC0 Clock 0   | C         | PC_15    |
| SINC0_D0         | SINC0 Data 0  | C         | PC_05    |
| SINC0_D1         | SINC0 Data 1  | C         | PC_06    |
| SINC0_D2         | SINC0 Data 2  | F         | PF_00    |
| SINC0_D3         | SINC0 Data 3  | F         | PF_01    |
| SMC0_A01         | SMC0 Address n  | B         | PB_13    |
| SMC0_A02         | SMC0 Address n  | B         | PB_15    |
| SMC0_A03         | SMC0 Address n  | D         | PD_00    |
| SMC0_A04         | SMC0 Address n  | D         | PD_01    |
| SMC0_A05         | SMC0 Address n  | E         | PE_14    |
| SMC0_A06         | SMC0 Address n  | F         | PF_00    |
| SMC0_A07         | SMC0 Address n  | F         | PF_01    |
| SMC0_A08         | SMC0 Address n  | F         | PF_02    |
| SMC0_A09         | SMC0 Address n  | F         | PF_03    |
| SMC0_A10         | SMC0 Address n  | E         | PE_15    |
| SMC0_A11         | SMC0 Address n  | E         | PE_06    |
| SMC0_A12         | SMC0 Address n  | E         | PE_07    |
| SMC0_A13         | SMC0 Address n  | F         | PF_04    |
| SMC0_A14         | SMC0 Address n  | E         | PE_05    |
| SMC0_A15         | SMC0 Address n  | E         | PE_03    |
| SMC0_A16         | SMC0 Address n  | E         | PE_11    |

Table 7. ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead LQFP Signal Descriptions (Continued)

| Signal Name                    | Description                | Port | Pin Name |
|--------------------------------|----------------------------|------|----------|
| $\overline{\text{SMC0\_ABE0}}$ | SMC0 Byte Enable n         | E    | PE_13    |
| $\overline{\text{SMC0\_ABE1}}$ | SMC0 Byte Enable n         | E    | PE_12    |
| $\overline{\text{SMC0\_AMS0}}$ | SMC0 Memory Select n       | B    | PB_04    |
| $\overline{\text{SMC0\_AMST}}$ | SMC0 Memory Select n       | E    | PE_01    |
| $\overline{\text{SMC0\_AMS2}}$ | SMC0 Memory Select n       | E    | PE_02    |
| $\overline{\text{SMC0\_AMS3}}$ | SMC0 Memory Select n       | E    | PE_08    |
| $\overline{\text{SMC0\_AOE}}$  | SMC0 Output Enable         | B    | PB_02    |
| $\overline{\text{SMC0\_ARDY}}$ | SMC0 Asynchronous Ready    | B    | PB_00    |
| $\overline{\text{SMC0\_ARE}}$  | SMC0 Read Enable           | B    | PB_03    |
| $\overline{\text{SMC0\_AWE}}$  | SMC0 Write Enable          | B    | PB_01    |
| SMC0_D00                       | SMC0 Data n                | B    | PB_05    |
| SMC0_D01                       | SMC0 Data n                | B    | PB_06    |
| SMC0_D02                       | SMC0 Data n                | B    | PB_07    |
| SMC0_D03                       | SMC0 Data n                | B    | PB_08    |
| SMC0_D04                       | SMC0 Data n                | B    | PB_09    |
| SMC0_D05                       | SMC0 Data n                | B    | PB_10    |
| SMC0_D06                       | SMC0 Data n                | B    | PB_11    |
| SMC0_D07                       | SMC0 Data n                | B    | PB_12    |
| SMC0_D08                       | SMC0 Data n                | C    | PC_09    |
| SMC0_D09                       | SMC0 Data n                | C    | PC_10    |
| SMC0_D10                       | SMC0 Data n                | C    | PC_11    |
| SMC0_D11                       | SMC0 Data n                | C    | PC_12    |
| SMC0_D12                       | SMC0 Data n                | C    | PC_13    |
| SMC0_D13                       | SMC0 Data n                | C    | PC_14    |
| SMC0_D14                       | SMC0 Data n                | C    | PC_05    |
| SMC0_D15                       | SMC0 Data n                | C    | PC_06    |
| SPI0_CLK                       | SPI0 Clock                 | A    | PA_08    |
| SPI0_D2                        | SPI0 Data 2                | A    | PA_02    |
| SPI0_D3                        | SPI0 Data 3                | A    | PA_03    |
| SPI0_MISO                      | SPI0 Master In, Slave Out  | A    | PA_10    |
| SPI0_MOSI                      | SPI0 Master Out, Slave In  | A    | PA_09    |
| SPI0_RDY                       | SPI0 Ready                 | A    | PA_01    |
| $\overline{\text{SPI0\_SEL1}}$ | SPI0 Slave Select Output n | A    | PA_11    |
| $\overline{\text{SPI0\_SEL2}}$ | SPI0 Slave Select Output n | A    | PA_00    |
| $\overline{\text{SPI0\_SEL3}}$ | SPI0 Slave Select Output n | A    | PA_01    |
| $\overline{\text{SPI0\_SEL4}}$ | SPI0 Slave Select Output n | A    | PA_06    |
| $\overline{\text{SPI0\_SEL5}}$ | SPI0 Slave Select Output n | A    | PA_07    |
| $\overline{\text{SPI0\_SEL6}}$ | SPI0 Slave Select Output n | A    | PA_02    |
| $\overline{\text{SPI0\_SEL7}}$ | SPI0 Slave Select Output n | A    | PA_03    |
| $\overline{\text{SPI0\_SS}}$   | SPI0 Slave Select Input    | A    | PA_00    |
| SPI1_CLK                       | SPI1 Clock                 | C    | PC_09    |
| SPI1_D2                        | SPI1 Data 2                | F    | PF_06    |
| SPI1_D3                        | SPI1 Data 3                | F    | PF_07    |
| SPI1_MISO                      | SPI1 Master In, Slave Out  | C    | PC_10    |
| SPI1_MOSI                      | SPI1 Master Out, Slave In  | C    | PC_11    |
| SPI1_RDY                       | SPI1 Ready                 | C    | PC_14    |

Table 7. ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead LQFP Signal Descriptions (Continued)

| Signal Name                     | Description                          | Port      | Pin Name                        |
|---------------------------------|--------------------------------------|-----------|---------------------------------|
| $\overline{\text{SPI1\_SEL1}}$  | SPI1 Slave Select Output n           | C         | PC_12                           |
| $\overline{\text{SPI1\_SEL2}}$  | SPI1 Slave Select Output n           | C         | PC_13                           |
| $\overline{\text{SPI1\_SEL3}}$  | SPI1 Slave Select Output n           | C         | PC_14                           |
| $\overline{\text{SPI1\_SEL4}}$  | SPI1 Slave Select Output n           | F         | PF_02                           |
| $\overline{\text{SPI1\_SEL5}}$  | SPI1 Slave Select Output n           | F         | PF_05                           |
| $\overline{\text{SPI1\_SEL6}}$  | SPI1 Slave Select Output n           | F         | PF_03                           |
| $\overline{\text{SPI1\_SEL7}}$  | SPI1 Slave Select Output n           | F         | PF_08                           |
| $\overline{\text{SPI1\_SS}}$    | SPI1 Slave Select Input              | C         | PC_12                           |
| SPT0_ACLK                       | SPORT0 Channel A Clock               | C         | PC_09                           |
| SPT0_AD0                        | SPORT0 Channel A Data 0              | B         | PB_09                           |
| SPT0_AD1                        | SPORT0 Channel A Data 1              | C         | PC_06                           |
| SPT0_AFS                        | SPORT0 Channel A Frame Sync          | C         | PC_11                           |
| SPT0_ATDV                       | SPORT0 Channel A Transmit Data Valid | C         | PC_15                           |
| SPT0_BCLK                       | SPORT0 Channel B Clock               | C         | PC_12                           |
| SPT0_BD0                        | SPORT0 Channel B Data 0              | C         | PC_14                           |
| SPT0_BD1                        | SPORT0 Channel B Data 1              | C         | PC_10                           |
| SPT0_BFS                        | SPORT0 Channel B Frame Sync          | C         | PC_13                           |
| SPT0_BTDV                       | SPORT0 Channel B Transmit Data Valid | C         | PC_05                           |
| SYS_BMODE0                      | Boot Mode Control n                  | Not Muxed | SYS_BMODE0                      |
| $\overline{\text{SYS\_CLKIN0}}$ | Clock/Crystal Input                  | Not Muxed | SYS_CLKIN0                      |
| $\overline{\text{SYS\_CLKIN1}}$ | Clock/Crystal Input                  | Not Muxed | SYS_CLKIN1                      |
| SYS_CLKOUT                      | Processor Clock Output               | Not Muxed | SYS_CLKOUT                      |
| SYS_DSWAKE0                     | Deep Sleep Wakeup n                  | C         | PC_05                           |
| SYS_DSWAKE1                     | Deep Sleep Wakeup n                  | D         | PD_00                           |
| SYS_DSWAKE2                     | Deep Sleep Wakeup n                  | F         | PF_08                           |
| SYS_DSWAKE3                     | Deep Sleep Wakeup n                  | A         | PA_11                           |
| $\overline{\text{SYS\_FAULT}}$  | Fault Output                         | Not Muxed | $\overline{\text{SYS\_FAULT}}$  |
| $\overline{\text{SYS\_HWRST}}$  | Processor Hardware Reset Control     | Not Muxed | $\overline{\text{SYS\_HWRST}}$  |
| $\overline{\text{SYS\_NMI}}$    | Non-maskable Interrupt               | Not Muxed | $\overline{\text{SYS\_NMI}}$    |
| $\overline{\text{SYS\_RESOUT}}$ | Reset Output                         | Not Muxed | $\overline{\text{SYS\_RESOUT}}$ |
| $\overline{\text{SYS\_XTALO}}$  | Crystal Output                       | Not Muxed | SYS_XTALO                       |
| $\overline{\text{SYS\_XTALT1}}$ | Crystal Output                       | Not Muxed | SYS_XTAL1                       |
| TM0_ACIO                        | TIMER0 Alternate Capture Input n     | A         | PA_04                           |
| TM0_AC11                        | TIMER0 Alternate Capture Input n     | A         | PA_06                           |
| TM0_AC12                        | TIMER0 Alternate Capture Input n     | A         | PA_01                           |
| TM0_AC13                        | TIMER0 Alternate Capture Input n     | A         | PA_02                           |
| TM0_AC14                        | TIMER0 Alternate Capture Input n     | A         | PA_03                           |
| TM0_ACLK0                       | TIMER0 Alternate Clock n             | A         | PA_09                           |
| TM0_ACLK1                       | TIMER0 Alternate Clock n             | A         | PA_10                           |
| TM0_ACLK2                       | TIMER0 Alternate Clock n             | A         | PA_07                           |
| TM0_ACLK3                       | TIMER0 Alternate Clock n             | A         | PA_08                           |
| TM0_ACLK4                       | TIMER0 Alternate Clock n             | A         | PA_05                           |
| TM0_CLK                         | TIMER0 Clock                         | A         | PA_00                           |
| TM0_TMR0                        | TIMER0 Timer n                       | A         | PA_12                           |
| TM0_TMR1                        | TIMER0 Timer n                       | A         | PA_13                           |
| TM1_ACIO                        | TIMER1 Alternate Capture Input n     | E         | PE_12                           |

Table 7. ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead LQFP Signal Descriptions (Continued)

| Signal Name | Description                      | Port      | Pin Name |
|-------------|----------------------------------|-----------|----------|
| TM1_AC12    | TIMER1 Alternate Capture Input n | C         | PC_08    |
| TM1_AC14    | TIMER1 Alternate Capture Input n | C         | PC_09    |
| TM1_AC15    | TIMER1 Alternate Capture Input n | E         | PE_09    |
| TM1_AC16    | TIMER1 Alternate Capture Input n | F         | PF_05    |
| TM1_ACLK3   | TIMER1 Alternate Clock n         | C         | PC_15    |
| TM1_ACLK4   | TIMER1 Alternate Clock n         | C         | PC_00    |
| TM1_ACLK5   | TIMER1 Alternate Clock n         | E         | PE_08    |
| TM1_CLK     | TIMER1 Clock                     | C         | PC_06    |
| TM1_TMR0    | TIMER1 Timer n                   | E         | PE_14    |
| TM1_TMR0    | TIMER1 Timer n                   | B         | PB_14    |
| TM1_TMR1    | TIMER1 Timer n                   | B         | PB_15    |
| TM1_TMR1    | TIMER1 Timer n                   | E         | PE_15    |
| TM1_TMR2    | TIMER1 Timer n                   | B         | PB_13    |
| TM1_TMR3    | TIMER1 Timer n                   | C         | PC_10    |
| TM1_TMR4    | TIMER1 Timer n                   | E         | PE_04    |
| TM1_TMR5    | TIMER1 Timer n                   | F         | PF_06    |
| TM1_TMR6    | TIMER1 Timer n                   | E         | PE_02    |
| TM1_TMR7    | TIMER1 Timer n                   | C         | PC_12    |
| TRACE0_CLK  | TRACE0 Trace Clock               | C         | PC_00    |
| TRACE0_D00  | TRACE0 Trace Data n              | C         | PC_03    |
| TRACE0_D01  | TRACE0 Trace Data n              | C         | PC_01    |
| TRACE0_D02  | TRACE0 Trace Data n              | C         | PC_04    |
| TRACE0_D03  | TRACE0 Trace Data n              | C         | PC_02    |
| TWI0_SCL    | TWI0 Serial Clock                | Not Muxed | TWI0_SCL |
| TWI0_SDA    | TWI0 Serial Data                 | Not Muxed | TWI0_SDA |
| UART0_CTS   | UART0 Clear to Send              | A         | PA_03    |
| UART0_RTS   | UART0 Request to Send            | A         | PA_02    |
| UART0_RX    | UART0 Receive                    | A         | PA_04    |
| UART0_TX    | UART0 Transmit                   | A         | PA_05    |
| UART1_CTS   | UART1 Clear to Send              | C         | PC_05    |
| UART1_RTS   | UART1 Request to Send            | C         | PC_15    |
| UART1_RX    | UART1 Receive                    | E         | PE_09    |
| UART1_TX    | UART1 Transmit                   | E         | PE_10    |
| UART2_CTS   | UART2 Clear to Send              | C         | PC_06    |
| UART2_RTS   | UART2 Request to Send            | B         | PB_09    |
| UART2_RX    | UART2 Receive                    | C         | PC_09    |
| UART2_TX    | UART2 Transmit                   | C         | PC_11    |
| UART3_CTS   | UART3 Clear to Send              | B         | PB_07    |
| UART3_RTS   | UART3 Request to Send            | E         | PE_08    |
| UART3_RX    | UART3 Receive                    | C         | PC_08    |
| UART3_TX    | UART3 Transmit                   | C         | PC_07    |
| UART4_CTS   | UART4 Clear to Send              | E         | PE_03    |
| UART4_RTS   | UART4 Request to Send            | E         | PE_01    |
| UART4_RX    | UART4 Receive                    | F         | PF_05    |
| UART4_TX    | UART4 Transmit                   | F         | PF_04    |
| VDD_ANA0    | Analog Power Supply Voltage      | Not Muxed | VDD_ANA0 |

Table 7. ADSP-CM412F/CM413F/CM416F/CM417F 176-Lead LQFP Signal Descriptions (Continued)

| Signal Name | Description                              | Port      | Pin Name |
|-------------|--|-----------|----------|
| VDD_ANA1    | Analog Power Supply Voltage              | Not Muxed | VDD_ANA1 |
| VDD_COMP    | Power supply for over current comparator | Not Muxed | VDD_COMP |
| VDD_EXT     | External Voltage Domain                  | Not Muxed | VDD_EXT  |

ADSP-CM412F/CM413F/CM416F/CM417F GPIO MULTIPLEXING FOR 176-LEAD LQFP

Table 8 through Table 13 identify the pin functions that are multiplexed on the general-purpose I/O pins of the 176-lead LQFP package.

Table 8. Signal Multiplexing for Port A

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PA_00       | SPI0_SEL2              | TM0_CLK                |                        |                        | SPI0_SS                       |
| PA_01       | SPI0_SEL3              | SPI0_RDY               |                        |                        | TM0_ACI2                      |
| PA_02       | SPI0_D2                | UART0_RTS              | SPI0_SEL6              |                        | TM0_ACI3                      |
| PA_03       | SPI0_D3                | UART0_CTS              | SPI0_SEL7              |                        | TM0_ACI4                      |
| PA_04       | UART0_RX               |                        |                        |                        | TM0_ACI0                      |
| PA_05       | UART0_TX               |                        |                        |                        | TM0_ACLK4                     |
| PA_06       | CAN0_RX                | SPI0_SEL4              |                        |                        | TM0_ACI1                      |
| PA_07       | CAN0_TX                | SPI0_SEL5              |                        |                        | TM0_ACLK2                     |
| PA_08       | SPI0_CLK               |                        |                        |                        | TM0_ACLK3                     |
| PA_09       | SPI0_MOSI              |                        |                        |                        | TM0_ACLK0                     |
| PA_10       | SPI0_MISO              |                        |                        |                        | TM0_ACLK1                     |
| PA_11       | SPI0_SEL1              |                        |                        |                        | SYS_DSWAKE3                   |
| PA_12       | TM0_TMR0               |                        |                        |                        |                               |
| PA_13       | TM0_TMR1               |                        |                        |                        |                               |

Table 9. Signal Multiplexing for Port B

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PB_00       | PWM0_AH                |                        | SMC0_ARDY              |                        |                               |
| PB_01       | PWM0_AL                |                        | SMC0_AWE               |                        |                               |
| PB_02       | PWM0_BH                |                        | SMC0_AOE               |                        |                               |
| PB_03       | PWM0_BL                |                        | SMC0_ARE               |                        |                               |
| PB_04       | PWM0_CH                |                        | SMC0_AMS0              |                        |                               |
| PB_05       | PWM0_CL                |                        | SMC0_D00               |                        |                               |
| PB_06       | PWM0_DH                |                        | SMC0_D01               |                        |                               |
| PB_07       | PWM0_DL                | UART3_CTS              | SMC0_D02               |                        |                               |
| PB_08       | PWM1_AH                | CNT0_OUTA              | SMC0_D03               |                        |                               |
| PB_09       | PWM1_AL                | UART2_RTS              | SMC0_D04               | SPT0_AD0               | CNT0_UD                       |
| PB_10       | PWM1_BH                | CNT0_OUTB              | SMC0_D05               |                        |                               |
| PB_11       | PWM1_BL                |                        | SMC0_D06               |                        |                               |
| PB_12       | PWM1_CH                |                        | SMC0_D07               |                        |                               |
| PB_13       | PWM1_CL                | TM1_TMR2               | SMC0_A01               |                        |                               |
| PB_14       | PWM1_DH                |                        |                        | TM1_TMR0               |                               |
| PB_15       | PWM1_DL                |                        | SMC0_A02               | TM1_TMR1               |                               |

Table 10. Signal Multiplexing for Port C

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PC_00       | TRACE0_CLK             |                        |                        |                        | TM1_ACLK4                     |
| PC_01       | TRACE0_D01             |                        |                        |                        |                               |
| PC_02       | TRACE0_D03             |                        |                        | LBA0_PIN6              |                               |
| PC_03       | TRACE0_D00             |                        |                        |                        |                               |
| PC_04       | TRACE0_D02             |                        |                        | LBA0_PIN7              |                               |
| PC_05       | SINC0_D0               | UART1_CTS              | SMC0_D14               | SPT0_BTDTV             | SYS_DSWAKE0                   |
| PC_06       | SINC0_D1               | UART2_CTS              | SMC0_D15               | SPT0_AD1               | TM1_CLK                       |
| PC_07       | UART3_TX               |                        |                        |                        |                               |
| PC_08       | UART3_RX               |                        |                        |                        | TM1_AC12                      |
| PC_09       | SPI1_CLK               | UART2_RX               | SMC0_D08               | SPT0_ACLK              | TM1_AC14                      |
| PC_10       | SPI1_MISO              | TM1_TMR3               | SMC0_D09               | SPT0_BD1               |                               |
| PC_11       | SPI1_MOSI              | UART2_TX               | SMC0_D10               | SPT0_AFS               |                               |
| PC_12       | SPI1_SEL1              | TM1_TMR7               | SMC0_D11               | SPT0_BCLK              | SPI1_SS                       |
| PC_13       | SPI1_SEL2              |                        | SMC0_D12               | SPT0_BFS               | CNT0_DG                       |
| PC_14       | SPI1_SEL3              | SPI1_RDY               | SMC0_D13               | SPT0_BD0               | CNT0_ZM                       |
| PC_15       | SINC0_CLK0             | UART1_RTS              |                        | SPT0_ATDV              | TM1_ACLK3                     |

Table 11. Signal Multiplexing for Port D

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PD_00       | PWM0_SYNC              |                        | SMC0_A03               |                        | SYS_DSWAKE1                   |
| PD_01       | PWM_TRIPA              |                        | SMC0_A04               |                        |                               |

Table 12. Signal Multiplexing for Port E

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PE_00       | PWM2_AH                |                        |                        |                        |                               |
| PE_01       | PWM2_AL                | UART4_RTS              | SMC0_AMS1              |                        |                               |
| PE_02       | PWM2_BH                | TM1_TMR6               | SMC0_AMS2              |                        | CPTMR0_IN0                    |
| PE_03       | PWM2_BL                | UART4_CTS              | SMC0_A15               |                        |                               |
| PE_04       | PWM2_CH                | TM1_TMR4               |                        |                        | CPTMR0_IN1                    |
| PE_05       | PWM2_CL                |                        | SMC0_A14               |                        |                               |
| PE_06       | PWM2_DH                |                        | SMC0_A11               |                        |                               |
| PE_07       | PWM2_DL                |                        | SMC0_A12               |                        |                               |
| PE_08       | PWM2_SYNC              | UART3_RTS              | SMC0_AMS3              |                        | TM1_ACLK5                     |
| PE_09       | PWM1_SYNC              | UART1_RX               |                        |                        | TM1_AC15                      |
| PE_10       | PWM_TRIPB              | UART1_TX               |                        |                        |                               |
| PE_11       | PWM_TRIPC              |                        | SMC0_A16               |                        |                               |
| PE_12       | CAN1_RX                |                        | SMC0_ABE1              |                        | TM1_AC10                      |
| PE_13       | CAN1_TX                |                        | SMC0_ABE0              |                        |                               |
| PE_14       | TM1_TMR0               |                        | SMC0_A05               |                        |                               |

**Table 12. Signal Multiplexing for Port E (Continued)**

| <b>Signal Name</b> | <b>Multiplexed Function 0</b> | <b>Multiplexed Function 1</b> | <b>Multiplexed Function 2</b> | <b>Multiplexed Function 3</b> | <b>Multiplexed Function InputTap</b> |
|--------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|--------------------------------------|
| PE_15              | TM1_TMR1                      |                               | SMC0_A10                      |                               |                                      |

**Table 13. Signal Multiplexing for Port F**

| <b>Signal Name</b> | <b>Multiplexed Function 0</b> | <b>Multiplexed Function 1</b> | <b>Multiplexed Function 2</b> | <b>Multiplexed Function 3</b> | <b>Multiplexed Function InputTap</b> |
|--------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|--------------------------------------|
| PF_00              | SINC0_D2                      |                               | SMC0_A06                      |                               |                                      |
| PF_01              | SINC0_D3                      |                               | SMC0_A07                      |                               |                                      |
| PF_02              | SPI1_SEL4                     |                               | SMC0_A08                      |                               |                                      |
| PF_03              | SPI1_SEL6                     |                               | SMC0_A09                      | LBA0_PIN0                     |                                      |
| PF_04              | UART4_TX                      |                               | SMC0_A13                      | LBA0_PIN1                     |                                      |
| PF_05              | UART4_RX                      | SPI1_SEL5                     |                               | LBA0_PIN2                     | TM1_AC16                             |
| PF_06              | SPI1_D2                       | TM1_TMR5                      |                               | LBA0_PIN3                     | CPTMRO_IN2                           |
| PF_07              | SPI1_D3                       |                               |                               | LBA0_PIN4                     |                                      |
| PF_08              | SPI1_SEL7                     |                               |                               | LBA0_PIN5                     | SYS_DSWAKE2                          |



## ADSP-CM411F/CM418F/CM419F 210-BALL BGA SIGNAL DESCRIPTIONS

The processor’s pin definitions are shown in the table. The columns in this table provide the following information:

- **Signal Name:** The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- **Description:** The Description column in the table provides a verbose (descriptive) name for the signal.

- **General-Purpose Port:** The Port column in the table shows whether or not the signal is multiplexed with other signals on a general-purpose I/O port pin.
- **Pin Name:** The Pin Name column in the table identifies the name of the package pin (at power on reset) on which the signal is located (if a single function pin) or is multiplexed (if a general-purpose I/O pin).

Table 14. ADSP-CM411F/CM418F/CM419F 210-Ball BGA Signal Descriptions

| Signal Name | Description  | Port      | Pin Name   |
|-------------|--|-----------|------------|
| ADC_VIN_A0  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A0 |
| ADC_VIN_A1  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A1 |
| ADC_VIN_A2  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A2 |
| ADC_VIN_A3  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_A3 |
| ADC_VIN_A4  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A4 |
| ADC_VIN_A5  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A5 |
| ADC_VIN_A6  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A6 |
| ADC_VIN_A7  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_A7 |
| ADC_VIN_B0  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B0 |
| ADC_VIN_B1  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B1 |
| ADC_VIN_B2  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B2 |
| ADC_VIN_B3  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_B3 |
| ADC_VIN_B4  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B4 |
| ADC_VIN_B5  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B5 |
| ADC_VIN_B6  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B6 |
| ADC_VIN_B7  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_B7 |
| ADC_VIN_C0  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C0 |
| ADC_VIN_C1  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C1 |
| ADC_VIN_C2  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C2 |
| ADC_VIN_C3  | Channel n Single-Ended Analog Input for ADC1               | Not Muxed | ADC_VIN_C3 |
| ADC_VIN_C4  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C4 |
| ADC_VIN_C5  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C5 |
| ADC_VIN_C6  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C6 |
| ADC_VIN_C7  | Channel n Single-Ended Analog Input for ADC2               | Not Muxed | ADC_VIN_C7 |
| ADC_VIN_D0  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D0 |
| ADC_VIN_D1  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D1 |
| ADC_VIN_D2  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D2 |
| ADC_VIN_D3  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D3 |
| ADC_VIN_D4  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D4 |
| ADC_VIN_D5  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D5 |
| ADC_VIN_D6  | Channel n Single-Ended Analog Input for ADC0               | Not Muxed | ADC_VIN_D6 |
| BYP_A0      | On-chip Analog Power Regulation Bypass Filter Node for ADC | Not Muxed | BYP_A0     |
| BYP_A1      | On-chip Analog Power Regulation Bypass Filter Node for ADC | Not Muxed | BYP_A1     |
| BYP_A2      | On-chip Analog Power Regulation Bypass Filter Node for ADC | Not Muxed | BYP_A2     |
| BYP_D0      | On-chip Analog Power Regulation Bypass Filter Node for DAC | Not Muxed | BYP_D0     |
| CAN0_RX     | CAN0 Receive   | A         | PA_06      |

**Table 14. ADSP-CM411F/CM418F/CM419F 210-Ball BGA Signal Descriptions (Continued)**

| <b>Signal Name</b> | <b>Description</b>                               | <b>Port</b> | <b>Pin Name</b> |
|--------------------|--|-------------|-----------------|
| CAN0_TX            | CAN0 Transmit                                    | A           | PA_07           |
| CAN1_RX            | CAN1 Receive                                     | E           | PE_12           |
| CAN1_TX            | CAN1 Transmit                                    | E           | PE_13           |
| CNT0_DG            | CNT0 Count Down and Gate                         | C           | PC_13           |
| CNT0_OUTA          | CNT0 Output Divider A                            | B           | PB_08           |
| CNT0_OUTB          | CNT0 Output Divider B                            | B           | PB_10           |
| CNT0_UD            | CNT0 Count Up and Direction                      | B           | PB_09           |
| CNT0_ZM            | CNT0 Count Zero Marker                           | C           | PC_14           |
| COMP_OUT_A         | Fast over-current protection comparator A output | Not Muxed   | COMP_OUT_A      |
| COMP_OUT_B         | Fast over-current protection comparator B output | Not Muxed   | COMP_OUT_B      |
| COMP_OUT_C         | Fast over-current protection comparator C output | Not Muxed   | COMP_OUT_C      |
| CPTMR0_IN0         | CPTMR0 Input                                     | E           | PE_02           |
| CPTMR0_IN1         | CPTMR0 Input                                     | E           | PE_04           |
| CPTMR0_IN2         | CPTMR0 Input                                     | F           | PF_06           |
| DAC0_VOUT          | Analog Voltage Output n                          | Not Muxed   | DAC0_VOUT       |
| GND_REFCAP0        | Ground return for REF_INOUT0                     | Not Muxed   | GND_REFCAP0     |
| GND_REFCAP1        | GND_REFCAP1                                      | Not Muxed   | GND_REFCAP1     |
| GND_VREF0          | Ground return for REF_BUFOUT[n]                  | Not Muxed   | GND_VREF0       |
| GND_VREF1          | Ground return for REF_BUFOUT[n]                  | Not Muxed   | GND_VREF1       |
| GND_VREF2          | GND_VREF2  | Not Muxed   | GND_VREF2       |
| JTG_TCK            | JTAG Clock                                       | Not Muxed   | JTG_TCK/SWCLK   |
| JTG_TDI            | JTAG Serial Data In                              | Not Muxed   | JTG_TDI         |
| JTG_TDO            | JTAG Serial Data Out                             | Not Muxed   | JTG_TDO/SWO     |
| JTG_TMS            | JTAG Mode Select                                 | Not Muxed   | JTG_TMS/SWDIO   |
| JTG_TRST           | JTAG Reset                                       | Not Muxed   | JTG_TRST        |
| LBA0_PIN0          | LBA0 LBA data input or the logic output          | F           | PF_03           |
| LBA0_PIN1          | LBA0 LBA data input or the logic output          | F           | PF_04           |
| LBA0_PIN2          | LBA0 LBA data input or the logic output          | F           | PF_05           |
| LBA0_PIN3          | LBA0 LBA data input or the logic output          | F           | PF_06           |
| LBA0_PIN4          | LBA0 LBA data input or the logic output          | F           | PF_07           |
| LBA0_PIN5          | LBA0 LBA data input or the logic output          | F           | PF_08           |
| LBA0_PIN6          | LBA0 LBA data input or the logic output          | C           | PC_02           |
| LBA0_PIN7          | LBA0 LBA data input or the logic output          | C           | PC_04           |
| PWM0_AH            | PWM0 Channel A High Side                         | B           | PB_00           |
| PWM0_AL            | PWM0 Channel A Low Side                          | B           | PB_01           |
| PWM0_BH            | PWM0 Channel B High Side                         | B           | PB_02           |
| PWM0_BL            | PWM0 Channel B Low Side                          | B           | PB_03           |
| PWM0_CH            | PWM0 Channel C High Side                         | B           | PB_04           |
| PWM0_CL            | PWM0 Channel C Low Side                          | B           | PB_05           |
| PWM0_DH            | PWM0 Channel D High Side                         | B           | PB_06           |
| PWM0_DL            | PWM0 Channel D Low Side                          | B           | PB_07           |
| PWM0_SYNC          | PWM0 PWMTMR Grouped                              | D           | PD_00           |
| PWM1_AH            | PWM1 Channel A High Side                         | B           | PB_08           |
| PWM1_AL            | PWM1 Channel A Low Side                          | B           | PB_09           |
| PWM1_BH            | PWM1 Channel B High Side                         | B           | PB_10           |
| PWM1_BL            | PWM1 Channel B Low Side                          | B           | PB_11           |

Table 14. ADSP-CM411F/CM418F/CM419F 210-Ball BGA Signal Descriptions (Continued)

| Signal Name | Description   | Port      | Pin Name |
|-------------|---|-----------|----------|
| PWM1_CH     | PWM1 Channel C High Side                                | B         | PB_12    |
| PWM1_CL     | PWM1 Channel C Low Side                                 | B         | PB_13    |
| PWM1_DH     | PWM1 Channel D High Side                                | B         | PB_14    |
| PWM1_DL     | PWM1 Channel D Low Side                                 | B         | PB_15    |
| PWM1_SYNC   | PWM1 PWMTMR Grouped                                     | E         | PE_09    |
| PWM2_AH     | PWM2 Channel A High Side                                | E         | PE_00    |
| PWM2_AL     | PWM2 Channel A Low Side                                 | E         | PE_01    |
| PWM2_BH     | PWM2 Channel B High Side                                | E         | PE_02    |
| PWM2_BL     | PWM2 Channel B Low Side                                 | E         | PE_03    |
| PWM2_CH     | PWM2 Channel C High Side                                | E         | PE_04    |
| PWM2_CL     | PWM2 Channel C Low Side                                 | E         | PE_05    |
| PWM2_DH     | PWM2 Channel D High Side                                | E         | PE_06    |
| PWM2_DL     | PWM2 Channel D Low Side                                 | E         | PE_07    |
| PWM2_SYNC   | PWM2 PWMTMR Grouped                                     | E         | PE_08    |
| PWM_TRIPA   | Muxed PWM Trip A signal                                 | D         | PD_01    |
| PWM_TRIPB   | Muxed PWM Trip B signal                                 | E         | PE_10    |
| PWM_TRIPC   | Muxed PWM Trip C signal                                 | E         | PE_11    |
| REFCAP0     | Output of BandGap Generator Filter Node                 | Not Muxed | REFCAP0  |
| REFCAP1     | Output of BandGap Generator Filter Node                 | Not Muxed | REFCAP1  |
| REF_BUFOUT0 | Voltage reference ADC0 and DAC0                         | Not Muxed | VREF0    |
| REF_BUFOUT1 | Voltage reference ADC1 and Over Current Comparator DACs | Not Muxed | VREF1    |
| SINC0_CLK0  | SINC0 Clock 0   | C         | PC_15    |
| SINC0_D0    | SINC0 Data 0  | C         | PC_05    |
| SINC0_D1    | SINC0 Data 1  | C         | PC_06    |
| SINC0_D2    | SINC0 Data 2  | F         | PF_00    |
| SINC0_D3    | SINC0 Data 3  | F         | PF_01    |
| SMC0_A01    | SMC0 Address n  | B         | PB_13    |
| SMC0_A02    | SMC0 Address n  | B         | PB_15    |
| SMC0_A03    | SMC0 Address n  | D         | PD_00    |
| SMC0_A04    | SMC0 Address n  | D         | PD_01    |
| SMC0_A05    | SMC0 Address n  | E         | PE_14    |
| SMC0_A06    | SMC0 Address n  | F         | PF_00    |
| SMC0_A07    | SMC0 Address n  | F         | PF_01    |
| SMC0_A08    | SMC0 Address n  | F         | PF_02    |
| SMC0_A09    | SMC0 Address n  | F         | PF_03    |
| SMC0_A10    | SMC0 Address n  | E         | PE_15    |
| SMC0_A11    | SMC0 Address n  | E         | PE_06    |
| SMC0_A12    | SMC0 Address n  | E         | PE_07    |
| SMC0_A13    | SMC0 Address n  | F         | PF_04    |
| SMC0_A14    | SMC0 Address n  | E         | PE_05    |
| SMC0_A15    | SMC0 Address n  | E         | PE_03    |
| SMC0_A16    | SMC0 Address n  | E         | PE_11    |
| SMC0_ABE0   | SMC0 Byte Enable n                                      | E         | PE_13    |
| SMC0_ABE1   | SMC0 Byte Enable n                                      | E         | PE_12    |
| SMC0_AMS0   | SMC0 Memory Select n                                    | B         | PB_04    |
| SMC0_AMS1   | SMC0 Memory Select n                                    | E         | PE_01    |

Table 14. ADSP-CM411F/CM418F/CM419F 210-Ball BGA Signal Descriptions (Continued)

| Signal Name | Description                | Port | Pin Name |
|-------------|----------------------------|------|----------|
| SMC0_AMS2   | SMC0 Memory Select n       | E    | PE_02    |
| SMC0_AMS3   | SMC0 Memory Select n       | E    | PE_08    |
| SMC0_AOE    | SMC0 Output Enable         | B    | PB_02    |
| SMC0_ARDY   | SMC0 Asynchronous Ready    | B    | PB_00    |
| SMC0_ARE    | SMC0 Read Enable           | B    | PB_03    |
| SMC0_AWE    | SMC0 Write Enable          | B    | PB_01    |
| SMC0_D00    | SMC0 Data n                | B    | PB_05    |
| SMC0_D01    | SMC0 Data n                | B    | PB_06    |
| SMC0_D02    | SMC0 Data n                | B    | PB_07    |
| SMC0_D03    | SMC0 Data n                | B    | PB_08    |
| SMC0_D04    | SMC0 Data n                | B    | PB_09    |
| SMC0_D05    | SMC0 Data n                | B    | PB_10    |
| SMC0_D06    | SMC0 Data n                | B    | PB_11    |
| SMC0_D07    | SMC0 Data n                | B    | PB_12    |
| SMC0_D08    | SMC0 Data n                | C    | PC_09    |
| SMC0_D09    | SMC0 Data n                | C    | PC_10    |
| SMC0_D10    | SMC0 Data n                | C    | PC_11    |
| SMC0_D11    | SMC0 Data n                | C    | PC_12    |
| SMC0_D12    | SMC0 Data n                | C    | PC_13    |
| SMC0_D13    | SMC0 Data n                | C    | PC_14    |
| SMC0_D14    | SMC0 Data n                | C    | PC_05    |
| SMC0_D15    | SMC0 Data n                | C    | PC_06    |
| SPI0_CLK    | SPI0 Clock                 | A    | PA_08    |
| SPI0_D2     | SPI0 Data 2                | A    | PA_02    |
| SPI0_D3     | SPI0 Data 3                | A    | PA_03    |
| SPI0_MISO   | SPI0 Master In, Slave Out  | A    | PA_10    |
| SPI0_MOSI   | SPI0 Master Out, Slave In  | A    | PA_09    |
| SPI0_RDY    | SPI0 Ready                 | A    | PA_01    |
| SPI0_SEL1   | SPI0 Slave Select Output n | A    | PA_11    |
| SPI0_SEL2   | SPI0 Slave Select Output n | A    | PA_00    |
| SPI0_SEL3   | SPI0 Slave Select Output n | A    | PA_01    |
| SPI0_SEL4   | SPI0 Slave Select Output n | A    | PA_06    |
| SPI0_SEL5   | SPI0 Slave Select Output n | A    | PA_07    |
| SPI0_SEL6   | SPI0 Slave Select Output n | A    | PA_02    |
| SPI0_SEL7   | SPI0 Slave Select Output n | A    | PA_03    |
| SPI0_SS     | SPI0 Slave Select Input    | A    | PA_00    |
| SPI1_CLK    | SPI1 Clock                 | C    | PC_09    |
| SPI1_D2     | SPI1 Data 2                | F    | PF_06    |
| SPI1_D3     | SPI1 Data 3                | F    | PF_07    |
| SPI1_MISO   | SPI1 Master In, Slave Out  | C    | PC_10    |
| SPI1_MOSI   | SPI1 Master Out, Slave In  | C    | PC_11    |
| SPI1_RDY    | SPI1 Ready                 | C    | PC_14    |
| SPI1_SEL1   | SPI1 Slave Select Output n | C    | PC_12    |
| SPI1_SEL2   | SPI1 Slave Select Output n | C    | PC_13    |
| SPI1_SEL3   | SPI1 Slave Select Output n | C    | PC_14    |
| SPI1_SEL4   | SPI1 Slave Select Output n | F    | PF_02    |

Table 14. ADSP-CM411F/CM418F/CM419F 210-Ball BGA Signal Descriptions (Continued)

| Signal Name                     | Description                          | Port      | Pin Name                        |
|---------------------------------|--------------------------------------|-----------|---------------------------------|
| $\overline{\text{SPI1\_SEL5}}$  | SPI1 Slave Select Output n           | F         | PF_05                           |
| $\overline{\text{SPI1\_SEL6}}$  | SPI1 Slave Select Output n           | F         | PF_03                           |
| $\overline{\text{SPI1\_SEL7}}$  | SPI1 Slave Select Output n           | F         | PF_08                           |
| $\overline{\text{SPI1\_SS}}$    | SPI1 Slave Select Input              | C         | PC_12                           |
| SPT0_ACLK                       | SPORT0 Channel A Clock               | C         | PC_09                           |
| SPT0_AD0                        | SPORT0 Channel A Data 0              | B         | PB_09                           |
| SPT0_AD1                        | SPORT0 Channel A Data 1              | C         | PC_06                           |
| SPT0_AFS                        | SPORT0 Channel A Frame Sync          | C         | PC_11                           |
| SPT0_ATDV                       | SPORT0 Channel A Transmit Data Valid | C         | PC_15                           |
| SPT0_BCLK                       | SPORT0 Channel B Clock               | C         | PC_12                           |
| SPT0_BD0                        | SPORT0 Channel B Data 0              | C         | PC_14                           |
| SPT0_BD1                        | SPORT0 Channel B Data 1              | C         | PC_10                           |
| SPT0_BFS                        | SPORT0 Channel B Frame Sync          | C         | PC_13                           |
| SPT0_BTDV                       | SPORT0 Channel B Transmit Data Valid | C         | PC_05                           |
| SYS_BMODE0                      | Boot Mode Control n                  | Not Muxed | SYS_BMODE0                      |
| $\overline{\text{SYS\_CLKIN0}}$ | Clock/Crystal Input                  | Not Muxed | SYS_CLKIN0                      |
| $\overline{\text{SYS\_CLKIN1}}$ | Clock/Crystal Input                  | Not Muxed | SYS_CLKIN1                      |
| SYS_CLKOUT                      | Processor Clock Output               | Not Muxed | SYS_CLKOUT                      |
| SYS_DSWAKE0                     | Deep Sleep Wakeup n                  | C         | PC_05                           |
| SYS_DSWAKE1                     | Deep Sleep Wakeup n                  | D         | PD_00                           |
| SYS_DSWAKE2                     | Deep Sleep Wakeup n                  | F         | PF_08                           |
| SYS_DSWAKE3                     | Deep Sleep Wakeup n                  | A         | PA_11                           |
| $\overline{\text{SYS\_FAULT}}$  | Fault Output                         | Not Muxed | $\overline{\text{SYS\_FAULT}}$  |
| $\overline{\text{SYS\_HWRST}}$  | Processor Hardware Reset Control     | Not Muxed | $\overline{\text{SYS\_HWRST}}$  |
| $\overline{\text{SYS\_NMI}}$    | Non-maskable Interrupt               | Not Muxed | $\overline{\text{SYS\_NMI}}$    |
| $\overline{\text{SYS\_RESOUT}}$ | Reset Output                         | Not Muxed | $\overline{\text{SYS\_RESOUT}}$ |
| $\overline{\text{SYS\_XTALO}}$  | Crystal Output                       | Not Muxed | SYS_XTALO                       |
| $\overline{\text{SYS\_XTAL1}}$  | Crystal Output                       | Not Muxed | SYS_XTAL1                       |
| TM0_AC10                        | TIMER0 Alternate Capture Input n     | A         | PA_04                           |
| TM0_AC11                        | TIMER0 Alternate Capture Input n     | A         | PA_06                           |
| TM0_AC12                        | TIMER0 Alternate Capture Input n     | A         | PA_01                           |
| TM0_AC13                        | TIMER0 Alternate Capture Input n     | A         | PA_02                           |
| TM0_AC14                        | TIMER0 Alternate Capture Input n     | A         | PA_03                           |
| TM0_ACLK0                       | TIMER0 Alternate Clock n             | A         | PA_09                           |
| TM0_ACLK1                       | TIMER0 Alternate Clock n             | A         | PA_10                           |
| TM0_ACLK2                       | TIMER0 Alternate Clock n             | A         | PA_07                           |
| TM0_ACLK3                       | TIMER0 Alternate Clock n             | A         | PA_08                           |
| TM0_ACLK4                       | TIMER0 Alternate Clock n             | A         | PA_05                           |
| TM0_CLK                         | TIMER0 Clock                         | A         | PA_00                           |
| TM0_TMR0                        | TIMER0 Timer n                       | A         | PA_12                           |
| TM0_TMR1                        | TIMER0 Timer n                       | A         | PA_13                           |
| TM1_AC10                        | TIMER1 Alternate Capture Input n     | E         | PE_12                           |
| TM1_AC12                        | TIMER1 Alternate Capture Input n     | C         | PC_08                           |
| TM1_AC14                        | TIMER1 Alternate Capture Input n     | C         | PC_09                           |
| TM1_AC15                        | TIMER1 Alternate Capture Input n     | E         | PE_09                           |
| TM1_AC16                        | TIMER1 Alternate Capture Input n     | F         | PF_05                           |

Table 14. ADSP-CM411F/CM418F/CM419F 210-Ball BGA Signal Descriptions (Continued)

| Signal Name | Description                              | Port      | Pin Name |
|-------------|--|-----------|----------|
| TM1_ACLK3   | TIMER1 Alternate Clock n                 | C         | PC_15    |
| TM1_ACLK4   | TIMER1 Alternate Clock n                 | C         | PC_00    |
| TM1_ACLK5   | TIMER1 Alternate Clock n                 | E         | PE_08    |
| TM1_CLK     | TIMER1 Clock                             | C         | PC_06    |
| TM1_TMR0    | TIMER1 Timer n                           | E         | PE_14    |
| TM1_TMR0    | TIMER1 Timer n                           | B         | PB_14    |
| TM1_TMR1    | TIMER1 Timer n                           | B         | PB_15    |
| TM1_TMR1    | TIMER1 Timer n                           | E         | PE_15    |
| TM1_TMR2    | TIMER1 Timer n                           | B         | PB_13    |
| TM1_TMR3    | TIMER1 Timer n                           | C         | PC_10    |
| TM1_TMR4    | TIMER1 Timer n                           | E         | PE_04    |
| TM1_TMR5    | TIMER1 Timer n                           | F         | PF_06    |
| TM1_TMR6    | TIMER1 Timer n                           | E         | PE_02    |
| TM1_TMR7    | TIMER1 Timer n                           | C         | PC_12    |
| TRACE0_CLK  | TRACE0 Trace Clock                       | C         | PC_00    |
| TRACE0_D00  | TRACE0 Trace Data n                      | C         | PC_03    |
| TRACE0_D01  | TRACE0 Trace Data n                      | C         | PC_01    |
| TRACE0_D02  | TRACE0 Trace Data n                      | C         | PC_04    |
| TRACE0_D03  | TRACE0 Trace Data n                      | C         | PC_02    |
| TWI0_SCL    | TWI0 Serial Clock                        | Not Muxed | TWI0_SCL |
| TWI0_SDA    | TWI0 Serial Data                         | Not Muxed | TWI0_SDA |
| UART0_CTS   | UART0 Clear to Send                      | A         | PA_03    |
| UART0_RTS   | UART0 Request to Send                    | A         | PA_02    |
| UART0_RX    | UART0 Receive                            | A         | PA_04    |
| UART0_TX    | UART0 Transmit                           | A         | PA_05    |
| UART1_CTS   | UART1 Clear to Send                      | C         | PC_05    |
| UART1_RTS   | UART1 Request to Send                    | C         | PC_15    |
| UART1_RX    | UART1 Receive                            | E         | PE_09    |
| UART1_TX    | UART1 Transmit                           | E         | PE_10    |
| UART2_CTS   | UART2 Clear to Send                      | C         | PC_06    |
| UART2_RTS   | UART2 Request to Send                    | B         | PB_09    |
| UART2_RX    | UART2 Receive                            | C         | PC_09    |
| UART2_TX    | UART2 Transmit                           | C         | PC_11    |
| UART3_CTS   | UART3 Clear to Send                      | B         | PB_07    |
| UART3_RTS   | UART3 Request to Send                    | E         | PE_08    |
| UART3_RX    | UART3 Receive                            | C         | PC_08    |
| UART3_TX    | UART3 Transmit                           | C         | PC_07    |
| UART4_CTS   | UART4 Clear to Send                      | E         | PE_03    |
| UART4_RTS   | UART4 Request to Send                    | E         | PE_01    |
| UART4_RX    | UART4 Receive                            | F         | PF_05    |
| UART4_TX    | UART4 Transmit                           | F         | PF_04    |
| VDD_ANA0    | Analog Power Supply Voltage              | Not Muxed | VDD_ANA0 |
| VDD_ANA1    | Analog Power Supply Voltage              | Not Muxed | VDD_ANA1 |
| VDD_COMP    | Power supply for over current comparator | Not Muxed | VDD_COMP |
| VDD_EXT     | External Voltage Domain                  | Not Muxed | VDD_EXT  |
| VREF2       | Voltage reference ADC2                   | Not Muxed | VREF2    |

### ADSP-CM411F/CM418F/CM419F GPIO MULTIPLEXING FOR 210-BALL BGA

Table 15 through Table 20 identify the pin functions that are multiplexed on the general-purpose I/O pins of the 210-ball BGA package.

Table 15. Signal Multiplexing for Port A

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PA_00       | SPI0_SEL2              | TM0_CLK                |                        |                        | SPI0_SS                       |
| PA_01       | SPI0_SEL3              | SPI0_RDY               |                        |                        | TM0_ACI2                      |
| PA_02       | SPI0_D2                | UART0_RTS              | SPI0_SEL6              |                        | TM0_ACI3                      |
| PA_03       | SPI0_D3                | UART0_CTS              | SPI0_SEL7              |                        | TM0_ACI4                      |
| PA_04       | UART0_RX               |                        |                        |                        | TM0_ACI0                      |
| PA_05       | UART0_TX               |                        |                        |                        | TM0_ACLK4                     |
| PA_06       | CAN0_RX                | SPI0_SEL4              |                        |                        | TM0_ACI1                      |
| PA_07       | CAN0_TX                | SPI0_SEL5              |                        |                        | TM0_ACLK2                     |
| PA_08       | SPI0_CLK               |                        |                        |                        | TM0_ACLK3                     |
| PA_09       | SPI0_MOSI              |                        |                        |                        | TM0_ACLK0                     |
| PA_10       | SPI0_MISO              |                        |                        |                        | TM0_ACLK1                     |
| PA_11       | SPI0_SEL1              |                        |                        |                        | SYS_DSWAKE3                   |
| PA_12       | TM0_TMR0               |                        |                        |                        |                               |
| PA_13       | TM0_TMR1               |                        |                        |                        |                               |

Table 16. Signal Multiplexing for Port B

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PB_00       | PWM0_AH                |                        | SMC0_ARDY              |                        |                               |
| PB_01       | PWM0_AL                |                        | SMC0_AWE               |                        |                               |
| PB_02       | PWM0_BH                |                        | SMC0_AOE               |                        |                               |
| PB_03       | PWM0_BL                |                        | SMC0_ARE               |                        |                               |
| PB_04       | PWM0_CH                |                        | SMC0_AMS0              |                        |                               |
| PB_05       | PWM0_CL                |                        | SMC0_D00               |                        |                               |
| PB_06       | PWM0_DH                |                        | SMC0_D01               |                        |                               |
| PB_07       | PWM0_DL                | UART3_CTS              | SMC0_D02               |                        |                               |
| PB_08       | PWM1_AH                | CNT0_OUTA              | SMC0_D03               |                        |                               |
| PB_09       | PWM1_AL                | UART2_RTS              | SMC0_D04               | SPT0_AD0               | CNT0_UD                       |
| PB_10       | PWM1_BH                | CNT0_OUTB              | SMC0_D05               |                        |                               |
| PB_11       | PWM1_BL                |                        | SMC0_D06               |                        |                               |
| PB_12       | PWM1_CH                |                        | SMC0_D07               |                        |                               |
| PB_13       | PWM1_CL                | TM1_TMR2               | SMC0_A01               |                        |                               |
| PB_14       | PWM1_DH                |                        |                        | TM1_TMR0               |                               |
| PB_15       | PWM1_DL                |                        | SMC0_A02               | TM1_TMR1               |                               |

Table 17. Signal Multiplexing for Port C

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PC_00       | TRACE0_CLK             |                        |                        |                        | TM1_ACLK4                     |
| PC_01       | TRACE0_D01             |                        |                        |                        |                               |
| PC_02       | TRACE0_D03             |                        |                        | LBA0_PIN6              |                               |
| PC_03       | TRACE0_D00             |                        |                        |                        |                               |
| PC_04       | TRACE0_D02             |                        |                        | LBA0_PIN7              |                               |
| PC_05       | SINC0_D0               | UART1_CTS              | SMC0_D14               | SPT0_BTDTV             | SYS_DSWAKE0                   |
| PC_06       | SINC0_D1               | UART2_CTS              | SMC0_D15               | SPT0_AD1               | TM1_CLK                       |
| PC_07       | UART3_TX               |                        |                        |                        |                               |
| PC_08       | UART3_RX               |                        |                        |                        | TM1_AC12                      |
| PC_09       | SPI1_CLK               | UART2_RX               | SMC0_D08               | SPT0_ACLK              | TM1_AC14                      |
| PC_10       | SPI1_MISO              | TM1_TMR3               | SMC0_D09               | SPT0_BD1               |                               |
| PC_11       | SPI1_MOSI              | UART2_TX               | SMC0_D10               | SPT0_AFS               |                               |
| PC_12       | SPI1_SEL1              | TM1_TMR7               | SMC0_D11               | SPT0_BCLK              | SPI1_SS                       |
| PC_13       | SPI1_SEL2              |                        | SMC0_D12               | SPT0_BFS               | CNT0_DG                       |
| PC_14       | SPI1_SEL3              | SPI1_RDY               | SMC0_D13               | SPT0_BD0               | CNT0_ZM                       |
| PC_15       | SINC0_CLK0             | UART1_RTS              |                        | SPT0_ATDV              | TM1_ACLK3                     |

Table 18. Signal Multiplexing for Port D

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PD_00       | PWM0_SYNC              |                        | SMC0_A03               |                        | SYS_DSWAKE1                   |
| PD_01       | PWM0_TRIPA             |                        | SMC0_A04               |                        |                               |

Table 19. Signal Multiplexing for Port E

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PE_00       | PWM2_AH                |                        |                        |                        |                               |
| PE_01       | PWM2_AL                | UART4_RTS              | SMC0_AMS1              |                        |                               |
| PE_02       | PWM2_BH                | TM1_TMR6               | SMC0_AMS2              |                        | CPTMR0_IN0                    |
| PE_03       | PWM2_BL                | UART4_CTS              | SMC0_A15               |                        |                               |
| PE_04       | PWM2_CH                | TM1_TMR4               |                        |                        | CPTMR0_IN1                    |
| PE_05       | PWM2_CL                |                        | SMC0_A14               |                        |                               |
| PE_06       | PWM2_DH                |                        | SMC0_A11               |                        |                               |
| PE_07       | PWM2_DL                |                        | SMC0_A12               |                        |                               |
| PE_08       | PWM2_SYNC              | UART3_RTS              | SMC0_AMS3              |                        | TM1_ACLK5                     |
| PE_09       | PWM1_SYNC              | UART1_RX               |                        |                        | TM1_AC15                      |
| PE_10       | PWM0_TRIPB             | UART1_TX               |                        |                        |                               |
| PE_11       | PWM0_TRIPC             |                        | SMC0_A16               |                        |                               |
| PE_12       | CAN1_RX                |                        | SMC0_ABE1              |                        | TM1_AC10                      |
| PE_13       | CAN1_TX                |                        | SMC0_ABE0              |                        |                               |
| PE_14       | TM1_TMR0               |                        | SMC0_A05               |                        |                               |



Table 19. Signal Multiplexing for Port E (Continued)

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PE_15       | TM1_TMR1               |                        | SMC0_A10               |                        |                               |

Table 20. Signal Multiplexing for Port F

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function InputTap |
|-------------|------------------------|------------------------|------------------------|------------------------|-------------------------------|
| PF_00       | SINC0_D2               |                        | SMC0_A06               |                        |                               |
| PF_01       | SINC0_D3               |                        | SMC0_A07               |                        |                               |
| PF_02       | SPI1_SEL4              |                        | SMC0_A08               |                        |                               |
| PF_03       | SPI1_SEL6              |                        | SMC0_A09               | LBA0_PIN0              |                               |
| PF_04       | UART4_TX               |                        | SMC0_A13               | LBA0_PIN1              |                               |
| PF_05       | UART4_RX               | SPI1_SEL5              |                        | LBA0_PIN2              | TM1_ACI6                      |
| PF_06       | SPI1_D2                | TM1_TMR5               |                        | LBA0_PIN3              | CPTMRO_IN2                    |
| PF_07       | SPI1_D3                |                        |                        | LBA0_PIN4              |                               |
| PF_08       | SPI1_SEL7              |                        |                        | LBA0_PIN5              | SYS_DSWAKE2                   |

## ADSP-CM41xF DESIGNER QUICK REFERENCE

Table 21 provides a quick reference summary of pin related information for circuit board design. The columns in this table provide the following information:

- **Signal Name:** The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- **Pin Type:** The Type column in the table identifies the I/O type or supply type of the pin. The abbreviations used in this column are na (none), I/O (input/output), a (analog), s (supply), and g (ground).
- **Driver Type:** The Driver Type column in the table identifies the driver type used by the pin. The driver types are defined in the output drive currents section of this data sheet.
- **Internal Termination:** The Int Term column in the table specifies the termination present when the processor is not in the reset state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).

- **Reset Termination:** The Reset Term column in the table specifies the termination present when the processor is in the reset state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).
- **Reset Drive:** The Reset Drive column in the table specifies the active drive on the signal when the processor is in the reset state.
- **Power Domain:** The Power Domain column in the table specifies the power supply domain in which the signal resides.
- **Description and Notes:** The Description and Notes column in the table identifies any special requirements or characteristics for the signal. If no special requirements are listed the signal may be left unconnected if it is not used. Also, for multiplexed general-purpose I/O pins, this column identifies the functions available on the pin.

Table 21. ADSP-CM41xF Designer Quick Reference

| Signal Name | Type | Driver Type | Int Term | Reset Term | Reset Drive | Power Domain | Description and Notes  |
|-------------|------|-------------|----------|------------|-------------|--------------|--|
| ADC_VIN_A0  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_A1  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_A2  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_A3  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_A4  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes: |
| ADC_VIN_A5  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes: |
| ADC_VIN_A6  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes: |
| ADC_VIN_A7  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes: |
| ADC_VIN_B0  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_B1  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_B2  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_B3  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes: |
| ADC_VIN_B4  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes: |

Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name | Type | Driver Type | Int Term | Reset Term | Reset Drive | Power Domain | Description and Notes  |
|-------------|------|-------------|----------|------------|-------------|--------------|--|
| ADC_VIN_B5  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes:               |
| ADC_VIN_B6  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes:               |
| ADC_VIN_B7  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes:               |
| ADC_VIN_C0  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes:               |
| ADC_VIN_C1  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes:               |
| ADC_VIN_C2  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes:               |
| ADC_VIN_C3  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC1<br>Notes:               |
| ADC_VIN_C4  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes:               |
| ADC_VIN_C5  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes:               |
| ADC_VIN_C6  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes:               |
| ADC_VIN_C7  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC2<br>Notes:               |
| ADC_VIN_D0  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC0<br>Notes:               |
| ADC_VIN_D1  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC0<br>Notes:               |
| ADC_VIN_D2  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC0<br>Notes:               |
| ADC_VIN_D3  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC0<br>Notes:               |
| ADC_VIN_D4  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC0<br>Notes:               |
| ADC_VIN_D5  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC0<br>Notes:               |
| ADC_VIN_D6  | a    | na          | none     | none       | none        | VDD_ANA      | Desc: Channel n Single-Ended Analog Input for ADC0<br>Notes:               |
| BYP_A0      | a    | na          | none     | none       | none        | VDD_ANA      | Desc: On-chip Analog Power Regulation Bypass Filter Node for ADC<br>Notes: |
| BYP_A1      | a    | na          | none     | none       | none        | VDD_ANA      | Desc: On-chip Analog Power Regulation Bypass Filter Node for ADC<br>Notes: |
| BYP_A2      | a    | na          | none     | none       | none        | VDD_ANA      | Desc: On-chip Analog Power Regulation Bypass Filter Node for ADC<br>Notes: |
| BYP_D0      | a    | na          | none     | none       | none        | VDD_EXT      | Desc: On-chip Analog Power Regulation Bypass Filter Node for DAC<br>Notes: |

Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name | Type  | Driver Type | Int Term | Reset Term | Reset Drive | Power Domain | Description and Notes  |
|-------------|-------|-------------|----------|------------|-------------|--------------|--|
| COMP_OUT_A  | a     | OUT         | none     | none       | none        | VDD_ANA      | Desc: Fast over-current protection comparator A output<br>Notes: |
| COMP_OUT_B  | a     | OUT         | none     | none       | none        | VDD_ANA      | Desc: Fast over-current protection comparator B output<br>Notes: |
| COMP_OUT_C  | a     | OUT         | none     | none       | none        | VDD_ANA      | Desc: Fast over-current protection comparator C output<br>Notes: |
| DAC0_VOUT   | a     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Voltage Output n<br>Notes:                          |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| DNC         | InOut | na          | none     | none       | none        |              | Desc: No Connect<br>Notes:                                       |
| GND         | g     | na          | none     | none       | none        | VDD_EXT      | Desc: Digital Ground<br>Notes:                                   |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |
| GND_ANA     | g     | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                                    |

Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name   | Type   | Driver Type | Int Term | Reset Term | Reset Drive | Power Domain | Description and Notes                               |
|---------------|--------|-------------|----------|------------|-------------|--------------|---|
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA       | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground<br>Notes:                       |
| GND_ANA0      | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground return for VDD_ANA[n]<br>Notes: |
| GND_ANA1      | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground return for VDD_ANA[n]<br>Notes: |
| GND_ANA2      | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground return for VDD_ANA[n]<br>Notes: |
| GND_ANA3      | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Analog Ground return for VDD_ANA[n]<br>Notes: |
| GND_ANA4_COMP | g      | na          | none     | none       | none        | VDD_ANA      | Desc: GND_COMP_ANA4<br>Notes:                       |
| GND_ANA5_DAC  | g      | na          | none     | none       | none        | VDD_ANA      | Desc: GND_DAC_ANA5<br>Notes:                        |
| GND_REFCAP0   | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Ground return for REF_INOUT0<br>Notes:        |
| GND_REFCAP1   | g      | na          | none     | none       | none        | VDD_ANA      | Desc: REFCAP1<br>Notes:                             |
| GND_VREF0     | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Ground return for REF_BUFOUT[n]<br>Notes:     |
| GND_VREF1     | g      | na          | none     | none       | none        | VDD_ANA      | Desc: Ground return for REF_BUFOUT[n]<br>Notes:     |
| GND_VREF2     | g      | na          | none     | none       | none        | VDD_ANA      | Desc: GND_VREF2<br>Notes:                           |
| JTG_TCK/SWCLK | Input  | IO          | pd       | pd         | none        | VDD_EXT      | Desc: JTAG Clock<br>Notes:                          |
| JTG_TDI       | Input  | IN          | pu       | pu         | none        | VDD_EXT      | Desc: JTAG Serial Data In<br>Notes:                 |
| JTG_TDO/SWO   | Output | IO          | pu       | pu         | none        | VDD_EXT      | Desc: JTAG Serial Data Out<br>Notes:                |

**Table 21. ADSP-CM41xF Designer Quick Reference (Continued)**

| <b>Signal Name</b> | <b>Type</b> | <b>Driver Type</b> | <b>Int Term</b> | <b>Reset Term</b> | <b>Reset Drive</b> | <b>Power Domain</b> | <b>Description and Notes</b>   |
|--------------------|-------------|--------------------|-----------------|-------------------|--------------------|---------------------|--|
| JTG_TMS/SWDIO      | Input       | IO                 | pu              | pu                | none               | VDD_EXT             | Desc: JTAG Mode Select<br>Notes:   |
| JTG_TRST           | Input       | IN                 | pu              | pu                | none               | VDD_EXT             | Desc: JTAG Reset<br>Notes:   |
| PA_00              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Slave Select Output n   TIMER0 Clock   SPI0 Slave Select Input<br>Notes:                                 |
| PA_01              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Ready   SPI0 Slave Select Output n   TIMER0 Alternate Capture Input n<br>Notes:                          |
| PA_02              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Data 2   SPI0 Slave Select Output n   UART0 Request to Send   TIMER0 Alternate Capture Input n<br>Notes: |
| PA_03              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Data 3   SPI0 Slave Select Output n   UART0 Clear to Send   TIMER0 Alternate Capture Input n<br>Notes:   |
| PA_04              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   UART0 Receive   TIMER0 Alternate Capture Input n<br>Notes:  |
| PA_05              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   UART0 Transmit   TIMER0 Alternate Clock n<br>Notes:   |
| PA_06              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   CAN0 Receive   SPI0 Slave Select Output n   TIMER0 Alternate Capture Input n<br>Notes:                        |
| PA_07              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   CAN0 Transmit   SPI0 Slave Select Output n   TIMER0 Alternate Clock n<br>Notes:                               |
| PA_08              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Clock   TIMER0 Alternate Clock n<br>Notes:   |
| PA_09              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Master Out, Slave In   TIMER0 Alternate Clock n<br>Notes:  |
| PA_10              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Master In, Slave Out   TIMER0 Alternate Clock n<br>Notes:  |
| PA_11              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   SPI0 Slave Select Output n   Deep Sleep Wakeup n<br>Notes:  |
| PA_12              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   TIMER0 Timer n<br>Notes:  |
| PA_13              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTA Position n   TIMER0 Timer n<br>Notes:  |
| PB_00              | InOut       | GPIO               | pu or none      | pu                | none               | VDD_EXT             | Desc: PORTB Position n   PWM0 Channel A High Side   SMC0 Asynchronous Ready<br>Notes:  |

Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name | Type  | Driver Type | Int Term   | Reset Term | Reset Drive | Power Domain | Description and Notes  |
|-------------|-------|-------------|------------|------------|-------------|--------------|--|
| PB_01       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM0 Channel A Low Side   SMC0 Write Enable<br>Notes:   |
| PB_02       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM0 Channel B High Side   SMC0 Output Enable<br>Notes:   |
| PB_03       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM0 Channel B Low Side   SMC0 Read Enable<br>Notes:  |
| PB_04       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM0 Channel C High Side   SMC0 Memory Select n<br>Notes:   |
| PB_05       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM0 Channel C Low Side   SMC0 Data n<br>Notes:   |
| PB_06       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM0 Channel D High Side   SMC0 Data n<br>Notes:  |
| PB_07       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM0 Channel D Low Side   SMC0 Data n   UART3 Clear to Send<br>Notes:   |
| PB_08       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   CNT0 Output Divider A   PWM1 Channel A High Side   SMC0 Data n<br>Notes:  |
| PB_09       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM1 Channel A Low Side   SMC0 Data n   SPORT0 Channel A Data 0   UART2 Request to Send   CNT0 Count Up and Direction<br>Notes: |
| PB_10       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   CNT0 Output Divider B   PWM1 Channel B High Side   SMC0 Data n<br>Notes:  |
| PB_11       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM1 Channel B Low Side   SMC0 Data n<br>Notes:   |
| PB_12       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM1 Channel C High Side   SMC0 Data n<br>Notes:  |
| PB_13       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM1 Channel C Low Side   SMC0 Address n   TIMER1 Timer n<br>Notes:   |
| PB_14       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM1 Channel D High Side   TIMER1 Timer n<br>Notes:   |
| PB_15       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTB Position n   PWM1 Channel D Low Side   SMC0 Address n   TIMER1 Timer n<br>Notes:   |
| PC_00       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   TRACE0 Trace Clock   TIMER1 Alternate Clock n<br>Notes:   |

Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name | Type  | Driver Type | Int Term   | Reset Term | Reset Drive | Power Domain | Description and Notes  |
|-------------|-------|-------------|------------|------------|-------------|--------------|--|
| PC_01       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   TRACE0 Trace Data n<br>Notes:   |
| PC_02       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   LBA LBA data input or the logic output   TRACE0 Trace Data n<br>Notes:  |
| PC_03       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   TRACE0 Trace Data n<br>Notes:   |
| PC_04       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   LBA LBA data input or the logic output   TRACE0 Trace Data n<br>Notes:  |
| PC_05       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SINC0 Data 0   SMC0 Data n   SPORT0 Channel B Transmit Data Valid   UART1 Clear to Send   Deep Sleep Wakeup n<br>Notes: |
| PC_06       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SINC0 Data 1   SMC0 Data n   SPORT0 Channel A Data 1   UART2 Clear to Send   TIMER1 Clock<br>Notes:                     |
| PC_07       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   UART3 Transmit<br>Notes:  |
| PC_08       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   UART3 Receive   TIMER1 Alternate Capture Input n<br>Notes:  |
| PC_09       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SMC0 Data n   SPI1 Clock   SPORT0 Channel A Clock   UART2 Receive   TIMER1 Alternate Capture Input n<br>Notes:          |
| PC_10       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SMC0 Data n   SPI1 Master In, Slave Out   SPORT0 Channel B Data 1   TIMER1 Timer n<br>Notes:                            |
| PC_11       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SMC0 Data n   SPI1 Master Out, Slave In   SPORT0 Channel A Frame Sync   UART2 Transmit<br>Notes:                        |
| PC_12       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SMC0 Data n   SPI1 Slave Select Output n   SPORT0 Channel B Clock   TIMER1 Timer n   SPI1 Slave Select Input<br>Notes:  |
| PC_13       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SMC0 Data n   SPI1 Slave Select Output n   SPORT0 Channel B Frame Sync   CNT0 Count Down and Gate<br>Notes:             |
| PC_14       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SMC0 Data n   SPI1 Ready   SPI1 Slave Select Output n   SPORT0 Channel B Data 0   CNT0 Count Zero Marker<br>Notes:      |
| PC_15       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTC Position n   SINC0 Clock 0   SPORT0 Channel A Transmit Data Valid   UART1 Request to Send   TIMER1 Alternate Clock n<br>Notes:       |



Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name | Type  | Driver Type | Int Term   | Reset Term | Reset Drive | Power Domain | Description and Notes  |
|-------------|-------|-------------|------------|------------|-------------|--------------|--|
| PD_00       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTD Position n   PWM0 PWMTMR Grouped   SMC0 Address n   Deep Sleep Wakeup n<br>Notes:                                    |
| PD_01       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTD Position n   SMC0 Address n   Muxed PWM Trip A signal<br>Notes:  |
| PE_00       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel A High Side<br>Notes:  |
| PE_01       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel A Low Side   SMC0 Memory Select n   UART4 Request to Send<br>Notes:                        |
| PE_02       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel B High Side   SMC0 Memory Select n   TIMER1 Timer n   CPTMR0 Input<br>Notes:               |
| PE_03       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel B Low Side   SMC0 Address n   UART4 Clear to Send<br>Notes:                                |
| PE_04       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel C High Side   TIMER1 Timer n   CPTMR0 Input<br>Notes:                                      |
| PE_05       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel C Low Side   SMC0 Address n<br>Notes:  |
| PE_06       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel D High Side   SMC0 Address n<br>Notes:   |
| PE_07       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 Channel D Low Side   SMC0 Address n<br>Notes:  |
| PE_08       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM2 PWMTMR Grouped   SMC0 Memory Select n   UART3 Request to Send   TIMER1 Alternate Clock n<br>Notes: |
| PE_09       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   PWM1 PWMTMR Grouped   UART1 Receive   TIMER1 Alternate Capture Input n<br>Notes:                        |
| PE_10       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   Muxed PWM Trip B signal   UART1 Transmit<br>Notes:  |
| PE_11       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   SMC0 Address n   Muxed PWM Trip C signal<br>Notes:  |
| PE_12       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   CAN1 Receive   SMC0 Byte Enable n   TIMER1 Alternate Capture Input n<br>Notes:                          |
| PE_13       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   CAN1 Transmit   SMC0 Byte Enable n<br>Notes:  |
| PE_14       | InOut | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   SMC0 Address n   TIMER1 Timer n<br>Notes:   |

Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name                     | Type   | Driver Type | Int Term   | Reset Term | Reset Drive | Power Domain | Description and Notes   |
|---------------------------------|--------|-------------|------------|------------|-------------|--------------|---|
| PE_15                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTE Position n   SMC0 Address n   TIMER1 Timer n<br>Notes:  |
| PF_00                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   SINC0 Data 2   SMC0 Address n<br>Notes:  |
| PF_01                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   SINC0 Data 3   SMC0 Address n<br>Notes:  |
| PF_02                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   SMC0 Address n   SPI1 Slave Select Output n<br>Notes:  |
| PF_03                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   LBA LBA data input or the logic output   SMC0 Address n   SPI1 Slave Select Output n<br>Notes:                                   |
| PF_04                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   LBA LBA data input or the logic output   SMC0 Address n   UART4 Transmit<br>Notes:   |
| PF_05                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   LBA LBA data input or the logic output   SPI1 Slave Select Output n   UART4 Receive   TIMER1 Alternate Capture Input n<br>Notes: |
| PF_06                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   LBA LBA data input or the logic output   SPI1 Data 2   TIMER1 Timer n   CPTMR0 Input<br>Notes:                                   |
| PF_07                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   LBA LBA data input or the logic output   SPI1 Data 3<br>Notes:   |
| PF_08                           | InOut  | GPIO        | pu or none | pu         | none        | VDD_EXT      | Desc: PORTF Position n   LBA LBA data input or the logic output   SPI1 Slave Select Output n   Deep Sleep Wakeup n<br>Notes:                              |
| REFCAP0                         | a      | na          | none       | none       | none        | VDD_ANA      | Desc: Output of BandGap Generator Filter Node<br>Notes:   |
| REFCAP1                         | a      | na          | none       | none       | none        | VDD_ANA      | Desc: Output of BandGap Generator Filter Node<br>Notes:   |
| SYS_BMODE0                      | Input  | IN          | none       | none       | none        | VDD_EXT      | Desc: Boot Mode Control n<br>Notes:   |
| SYS_CLKIN0                      | Input  | AIN         | none       | none       | none        | VDD_EXT      | Desc: Clock/Crystal Input<br>Notes:   |
| SYS_CLKIN1                      | Input  | AIN         | none       | none       | none        | VDD_EXT      | Desc: Clock/Crystal Input<br>Notes:   |
| SYS_CLKOUT                      | Output | OUT         | none       | none       | L           | VDD_EXT      | Desc: Processor Clock Output<br>Notes:  |
| $\overline{\text{SYS\_FAULT}}$  | Output | IO          | none       | none       | none        | VDD_EXT      | Desc: Fault Output<br>Notes:  |
| $\overline{\text{SYS\_HWRST}}$  | Input  | IN          | none       | none       | none        | VDD_EXT      | Desc: Processor Hardware Reset Control<br>Notes:  |
| $\overline{\text{SYS\_NMI}}$    | Input  | IN          | none       | none       | none        | VDD_EXT      | Desc: Non-maskable Interrupt<br>Notes:  |
| $\overline{\text{SYS\_RESOUT}}$ | Output | IO          | none       | none       | L           | VDD_EXT      | Desc: Reset Output<br>Notes:  |

Table 21. ADSP-CM41xF Designer Quick Reference (Continued)

| Signal Name | Type  | Driver Type | Int Term | Reset Term | Reset Drive | Power Domain | Description and Notes   |
|-------------|-------|-------------|----------|------------|-------------|--------------|---|
| SYS_XTAL0   | Input | AOUT        | none     | none       | none        | VDD_EXT      | Desc: Crystal Output<br>Notes:  |
| SYS_XTAL1   | Input | AOUT        | none     | none       | none        | VDD_EXT      | Desc: Crystal Output<br>Notes:  |
| TWI0_SCL    | InOut | TWI         | none     | none       | none        | VDD_EXT      | Desc: TWI0 Serial Clock<br>Notes:                                       |
| TWI0_SDA    | InOut | TWI         | none     | none       | none        | VDD_EXT      | Desc: TWI0 Serial Data<br>Notes:  |
| VDD_ANA0    | a     | na          | none     | none       | none        | na           | Desc: Analog Power Supply Voltage<br>Notes:                             |
| VDD_ANA1    | a     | na          | none     | none       | none        | na           | Desc: Analog Power Supply Voltage<br>Notes:                             |
| VDD_COMP    | a     | na          | none     | none       | none        | na           | Desc: Power supply for over current comparator<br>Notes:                |
| VDD_EXT     | s     | na          | none     | none       | none        | na           | Desc: External Voltage Domain<br>Notes:                                 |
| VDD_INT     | s     | na          | none     | none       | none        | na           | Desc: Internal Voltage Domain<br>Notes:                                 |
| VREF0       | s     | na          | none     | none       | none        | na           | Desc: Voltage reference ADC0 and DAC0<br>Notes:                         |
| VREF1       | s     | na          | none     | none       | none        | na           | Desc: Voltage reference ADC1 and Over Current Comparator DACs<br>Notes: |
| VREF2       | s     | na          | none     | none       | none        | na           | Desc: Voltage reference ADC2<br>Notes:                                  |
| VREG_BASE   | s     | na          | none     | none       | none        | na           | Desc: Voltage Regulator Base Node<br>Notes:                             |

## SPECIFICATIONS

For information about product specifications, contact your Analog Devices representative.

### OPERATING CONDITIONS

| Parameter                                    | Test Conditions/Comments        | Min                            | Nominal | Max          | Unit |
|--|---------------------------------|--------------------------------|---------|--------------|------|
| $V_{DD\_INT}^1$                              | Digital Internal Supply Voltage | $f_{CCLK} \leq$ TBD MHz        | TBD     | TBD          | V    |
| $V_{DD\_EXT}^2$                              | Digital External Supply Voltage |                                | 3.3     | TBD          | V    |
| $V_{DD\_ANA0}, V_{DD\_ANA1}, V_{DD\_COMP}^2$ | Analog Supply Voltage           |                                | 3.3     | TBD          | V    |
| $V_{IH}^3$                                   | High Level Input Voltage        | $V_{DD\_EXT} =$ Maximum V      | TBD     |              | V    |
| $V_{IHTWI}^{4,5}$                            | High Level Input Voltage        | $V_{DD\_EXT} =$ Maximum V      |         | $V_{BUSTWI}$ | V    |
| $V_{IL}^3$                                   | Low Level Input Voltage         | $V_{DD\_EXT} =$ Minimum V      |         | TBD          | V    |
| $V_{ILTWI}^{4,5}$                            | Low Level Input Voltage         | $V_{DD\_EXT} =$ Minimum V      |         | TBD          | V    |
| $T_J$  | Junction Temperature            | $T_{AMBIENT} =$ TBD°C to TBD°C | -40     | +125         | °C   |

<sup>1</sup>The expected nominal value is 1.21 V  $\pm$  3%. Initial customer designs should provide an option to use an external programmable regulator that can be adjusted from 1.0 V to 1.4 V in 50 mV steps.

<sup>2</sup>Must remain powered (even if the associated function is not used).

<sup>3</sup>Parameter value applies to all input and bidirectional signals except TWI signals.

<sup>4</sup>Parameter applies to TWI\_SDA and TWI\_SCL.

<sup>5</sup>TWI signals are pulled up to  $V_{BUSTWI}$ . See Table 22.

**Table 22. TWI\_VSEL Selections and  $V_{DD\_EXT}/V_{BUSTWI}$**

| TWI_DT Setting      | $V_{DD\_EXT}$ Nominal | $V_{BUSTWI}$ Min | $V_{BUSTWI}$ Nom | $V_{BUSTWI}$ Max | Unit |
|---------------------|-----------------------|------------------|------------------|------------------|------|
| TWI000 <sup>1</sup> | 3.30                  | 3.13             | 3.30             | 3.47             | V    |
| TWI100              | 3.30                  | 4.75             | 5.00             | 5.25             | V    |

<sup>1</sup> Designs must comply with the  $V_{DD\_EXT}$  and  $V_{BUSTWI}$  voltages specified for the default TWI\_DT setting for correct JTAG boundary scan operation during reset.

### Clock Related Operating Conditions

Table 23 describes the core clock, system clock, and peripheral clock timing requirements. The data presented in the tables applies to all speed grades found in the [Pre Release Products](#) except where expressly noted. Figure 19 provides a graphical representation of the various clocks and their available multiplier or divider values.

Table 23. Clock Related Operating Conditions

| Parameter                        | Restriction  | Min                                | Typ  | Max | Unit |
|----------------------------------|--|------------------------------------|------|-----|------|
| f <sub>PLLCLK</sub>              | PLL Clock Frequency  | TBD                                |      | TBD | MHz  |
| f <sub>CCLK</sub>                | Core Clock Frequency   | $f_{CCLK} \geq f_{SYSCLK}$         |      | TBD | MHz  |
| f <sub>SYSCLK</sub>              | System Clock Frequency   |                                    |      | TBD | MHz  |
| f <sub>SCLK</sub>                | M0 Subsystem Clock Frequency   |                                    |      | TBD | MHz  |
| f <sub>OCLK</sub>                | Output Clock Frequency   |                                    |      | 50  | MHz  |
| f <sub>TCK</sub>                 | JTG_TCK Frequency  | $f_{TCK} \leq f_{SYSCLK}/2$        |      | 50  | MHz  |
| f <sub>FOCPCLK</sub>             | Fast Overcurrent Protection Clock  | TBD                                | 10   | TBD | MHz  |
| f <sub>SYS_CLKOUTJ</sub>         | SYS_CLKOUT Period Jitter <sup>1, 2</sup>                                 |                                    | ±TBD |     | %    |
| f <sub>ADCC0_ADC0_CLK_PROG</sub> | Programmed ADCC0 ADC0 Clock  |                                    |      | 50  | MHz  |
| f <sub>ADCC1_ADC1_CLK_PROG</sub> | Programmed ADCC1 ADC1 Clock  |                                    |      | 50  | MHz  |
| f <sub>ADCC1_ADC2_CLK_PROG</sub> | Programmed ADCC1 ADC2 Clock  |                                    |      | 50  | MHz  |
| f <sub>DACC0_DAC0_CLK_PROG</sub> | Programmed DACC0 DAC0 Clock  |                                    |      | 50  | MHz  |
| f <sub>SPTCLKPROG</sub>          | Programmed SPT Clock When Transmitting Data and Frame Sync               |                                    |      | 50  | MHz  |
| f <sub>SPTCLKPROG</sub>          | Programmed SPT Clock When Receiving Data and Frame Sync                  |                                    |      | 50  | MHz  |
| f <sub>SPTCLKEXT</sub>           | External SPT Clock When Transmitting Data and Frame Sync <sup>3, 4</sup> | $f_{SPTCLKEXT} \leq f_{SYSCLK}$    |      | 50  | MHz  |
| f <sub>SPTCLKEXT</sub>           | External SPT Clock When Receiving Data and Frame Sync <sup>3, 4</sup>    | $f_{SPTCLKEXT} \leq f_{SYSCLK}$    |      | 50  | MHz  |
| f <sub>SPICLKPROG</sub>          | Programmed SPI Clock When Transmitting Data <sup>3, 4</sup>              |                                    |      | 50  | MHz  |
| f <sub>SPICLKPROG</sub>          | Programmed SPI Clock When Receiving Data                                 |                                    |      | 50  | MHz  |
| f <sub>SPICLKEXT</sub>           | External SPI Clock When Transmitting Data <sup>3, 4</sup>                | $f_{SPICLKEXT} \leq f_{SYSCLK}$    |      | 50  | MHz  |
| f <sub>SPICLKEXT</sub>           | External SPI Clock When Receiving Data <sup>3, 4</sup>                   | $f_{SPICLKEXT} \leq f_{SYSCLK}$    |      | 50  | MHz  |
| f <sub>TMRLKEXT</sub>            | External TMR Clock   | $f_{TMRLKEXT} \leq f_{SYSCLK}/4$   |      | 25  | MHz  |
| f <sub>SINCLKPROG</sub>          | Programmed SINC Clock  | $f_{SINCLKPROG} \leq f_{SYSCLK}/4$ |      | 20  | MHz  |

<sup>1</sup> SYS\_CLKOUT jitter is dependent on the application system design including pin switching activity, board layout, and the jitter characteristics of the SYS\_CLKIN source. Due to the dependency on these factors the measured jitter may be higher or lower than this specification for each end application.

<sup>2</sup> The value in the Typ field is the percentage of the SYS\_CLKOUT period.

<sup>3</sup> The maximum achievable frequency for any peripheral in external clock mode is dependent on being able to meet the setup and hold times in the AC timing specifications for that peripheral.

<sup>4</sup> The peripheral external clock frequency must also be less than or equal to f<sub>SYSCLK</sub> that clocks the peripheral.




Figure 19. Clock Relationships and Divider Values

## ELECTRICAL CHARACTERISTICS

| Parameter             | Test Conditions/Comments                         | Min   | Typical | Max  | Unit |               |
|-----------------------|--|---|---------|------|------|---------------|
| $V_{OH}$              | High Level Output Voltage                        | $V_{DD\_EXT} = \text{Minimum V, } I_{OH} = -0.5 \text{ mA}$           |         |      | TBD  | V             |
| $V_{OL}$              | Low Level Output Voltage                         | $V_{DD\_EXT} = \text{Minimum V, } I_{OL} = 2.0 \text{ mA}$            |         |      | TBD  | V             |
| $V_{OH\_PWM}^1$       | High Level Output Voltage                        | $V_{DD\_EXT} = \text{Minimum V, } I_{OH} = 10 \text{ mA}$             |         |      | TBD  | V             |
| $V_{OL\_PWM}^1$       | Low Level Output Voltage                         | $V_{DD\_EXT} = \text{Minimum V, } I_{OL} = 10 \text{ mA}$             |         |      | TBD  | V             |
| $V_{OLTWI}^2$         | Low Level Output Voltage                         | $V_{DD\_EXT} = \text{Minimum V, } I_{OL} = 2.0 \text{ mA}$            |         |      | TBD  | V             |
| $V_{LVDEXT}$          | Low Voltage Detection Threshold on $V_{DD\_EXT}$ | TBD   | TBD     | 2.95 | TBD  | V             |
| $V_{LVDINT}$          | Low Voltage Detection Threshold on $V_{DD\_INT}$ | TBD   | TBD     | 1.12 | TBD  | V             |
| $V_{LVREXT}$          | Low Voltage Reset Threshold on $V_{DD\_EXT}$     | TBD   | TBD     | 2.5  | TBD  | V             |
| $V_{LVRIINT}$         | Low Voltage Reset Threshold on $V_{DD\_INT}$     | TBD   | TBD     | 1.08 | TBD  | V             |
| $I_{IH}^3$            | High Level Input Current                         | $V_{DD\_EXT} = \text{Maximum V, } V_{IN} = V_{DD\_EXT} \text{ V}$     |         |      | TBD  | $\mu\text{A}$ |
| $I_{IL}^3$            | Low Level Input Current                          | $V_{DD\_EXT} = \text{Maximum V, } V_{IN} = 0 \text{ V}$               |         |      | TBD  | $\mu\text{A}$ |
| $I_{IH\_PD}^4$        | High Level Input Current                         | $V_{DD\_EXT} = \text{Maximum V, } V_{IN} = V_{DD\_EXT} \text{ V}$     |         |      | TBD  | $\mu\text{A}$ |
| $I_{IL\_PU}^5$        | Low Level Input Current                          | $V_{DD\_EXT} = \text{Maximum V, } V_{IN} = 0 \text{ V}$               |         |      | TBD  | $\mu\text{A}$ |
| $I_{OZH}^6$           | Three-State Leakage Current                      | $V_{DD\_EXT} = \text{Maximum V, } V_{IN} = V_{DD\_EXT} \text{ V}$     |         |      | TBD  | $\mu\text{A}$ |
| $I_{OZHTWI}^2$        | Three-State Leakage Current                      | $V_{DD\_EXT} = \text{Maximum V, } V_{IN} = V_{BUSTWI(MAX)} \text{ V}$ |         |      | TBD  | $\mu\text{A}$ |
| $I_{OZL}^6$           | Three-State Leakage Current                      | $V_{DD\_EXT} = \text{Maximum V, } V_{IN} = 0 \text{ V}$               |         |      | TBD  | $\mu\text{A}$ |
| $C_{IN}^7$            | Input Capacitance                                | $T_J = 25^\circ\text{C}$  |         |      | TBD  | pF            |
| $C_{IN\_TWI}^8$       | Input Capacitance                                | $T_J = 25^\circ\text{C}$  |         |      | TBD  | pF            |
| $I_{DD\_DEEPSLEEP}^9$ | $V_{DD\_INT}$ Current in Deep Sleep Mode         | $f_{CCLK} = 0 \text{ MHz}$<br>$f_{SCLK} = 0 \text{ MHz}$              |         |      | TBD  | mA            |
| $I_{DD\_IDLE}$        | $V_{DD\_INT}$ Current in Idle                    | TBD   |         |      | TBD  | mA            |
| $I_{DD\_TYP}$         | $V_{DD\_INT}$ Current                            | TBD   |         |      | TBD  | mA            |
| $I_{DD\_INT}$         | $V_{DD\_INT}$ Current                            | $f_{CCLK} > 0 \text{ MHz}$<br>$f_{SCLK} \geq 0 \text{ MHz}$           |         |      | TBD  | mA            |
| $I_{DD\_EXT}$         | $V_{DD\_EXT}$ Current                            |   |         |      | TBD  | mA            |
| $I_{DD\_ANA0}$        | $V_{DD\_ANA0}$ Current                           | TBD   |         |      | TBD  | mA            |
| $I_{VDD\_ANA1}$       | $V_{DD\_ANA1}$ Current, BGA Package              | TBD   |         |      | TBD  | mA            |
| $I_{VDD\_ANA1}$       | $V_{DD\_ANA1}$ Current, LQFP Package             | TBD   |         |      | TBD  | mA            |
| $I_{VDD\_COMP}$       | $V_{DD\_COMP}$ Current                           | TBD   |         |      | TBD  | mA            |

<sup>1</sup> Applies to PWM output pins only.<sup>2</sup> Applies to bidirectional pins TWI\_SCL and TWI\_SDA.<sup>3</sup> Applies to input pins.<sup>4</sup> Applies to signal JTG\_TCK.<sup>5</sup> Applies to signals JTG\_TMS, JTG\_TRST, and JTAG\_TDI.<sup>6</sup> Applies to three-statable pins.<sup>7</sup> Applies to all signal except TWI signals.<sup>8</sup> Applies to all TWI signals.<sup>9</sup> See the ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4/M0 Hardware Reference for definition of deep sleep operating mode.

**Total Power Dissipation (PD)**

Total power dissipation is the sum of power dissipation for each  $V_{DD}$  domain, shown in the following equation.

$$P_D = P_{D\_INT} + P_{D\_ANA} + P_{D\_EXT}$$

where:

$P_{D\_INT} = V_{DD\_INT} \times I_{DD\_INT}$  —Internal voltage domain power dissipation

$P_{D\_ANA} = V_{DD\_ANA} \times I_{DD\_ANA}$  —Analog 3.3 V voltage domain power dissipation

$P_{D\_EXT} = V_{DD\_EXT} \times I_{DD\_EXT}$  —Digital 3.3 V voltage domain power dissipation

**Total External Power Dissipation (IDD\_EXT)**

There are three different items that contribute to the digital 3.3 V supply power dissipation: IO switching, flash subsystem, and analog subsystem (digital portion), shown in the following equation.

$$I_{DDEXT\_TOT} = I_{DDEXT\_IO} + I_{DDEXT\_FLASH} + I_{DDEXT\_ANA}$$

where:

$$I_{DDEXT\_IO/ANA} \text{ (mA)} = \Sigma \{V_{DDEXT} \times C_L f/2 \times (O \times TR) \times U\}$$
 — IO switching current

The IO switching current is the sum of the switching current for all of the enabled peripherals. For each peripheral the capacitive load of each pin in Farads ( $C_L$ ), operating frequency in MHz ( $f$ ), number of output pins ( $O$ ), toggle ratio for each pin ( $TR$ ), and peripheral utilization ( $U$ ) are considered.

$$I_{DDEXT\_FLASH} \text{ (mA)} = TBD$$

**Total Processor Internal Power Dissipation (IDD\_INT)**

Total internal power dissipation for the processor subsystem has two components:

1. Static, including leakage current
2. Dynamic, due to transistors switching characteristics for each clock domain

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. The following equation describes the internal current consumption.

$$I_{DDINT\_TOT} = I_{DDINT\_CCLK\_DYN} + I_{DDINT\_SCLK\_DYN} + I_{DDINT\_DMA\_DR\_DYN} + I_{DDINT\_STATIC}$$

$I_{DDINT\_DEEPSLEEP}$  is the only item present that is part of the static power dissipation component.  $I_{DDINT\_STATIC}$  is specified as a function of temperature (see Figure 20).

There are four different items that contribute to the dynamic power dissipation. These components fall into three broad categories: application-dependent currents, clock currents, and data transmission currents.




Figure 20. Static Current –  $I_{DD\_DEEPSLEEP}$  (mA)

**Application-Dependent Current**

The application-dependent current includes the dynamic current in the core clock domain.

Core clock (CCLK) use is subject to an activity scaling factor (ASF) that represents application code running on the processor core and L1 memory (Table 24). The ASF is combined with the CCLK frequency to calculate this portion.

$$I_{DDINT\_CCLK\_DYN} \text{ (mA)} = TBD \times f_{CCLK} \text{ (MHz)} \times ASF$$

Table 24. Activity Scaling Factors (ASF)

| <b><math>I_{DD\_INT}</math> Power Vector</b> | <b>ASF</b> |
|--|------------|
| $I_{DD\_PEAK}$                               | TBD        |
| $I_{DD\_COREMARK}$ (typical)                 | TBD        |
| $I_{DD\_IDLE}$                               | TBD        |

**Clock Current**

The dynamic clock currents provide the total power dissipated by all transistors switching in the clock paths. The power dissipated by each clock domain is dependent on operating frequency and a unique scaling factor.

$$I_{DDINT\_SCLK\_DYN} \text{ (mA)} = TBD \times f_{SCLK} \text{ (MHz)}$$

**Data Transmission Current**

The data transmission current represents the power dissipated when transmitting data. This current is expressed in terms of data rate. The calculation is performed by adding the data rate (MB/s) of each DMA and core driven access to peripherals and L2/external memory. This number is then multiplied by a coefficient. The following equation provides an estimate of all data transmission current.

$$I_{DDINT\_DMA\_DR\_DYN} \text{ (mA)} = TBD \times \text{data rate (MB/s)}$$

## ADC/DAC/VOLTAGE REFERENCE/COMPARATOR SPECIFICATIONS

### ADC Specifications –ADC0, ADC1, ADC2

Typical values assume  $V_{DD\_ANA0}$ ,  $V_{DD\_ANA1}$ ,  $V_{DD\_COMP} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_J = 25^\circ\text{C}$ .

| Parameter                        | Min | Typ   | Max | Unit | Test Conditions/Comments          |
|----------------------------------|-----|-------|-----|------|-----------------------------------|
| ANALOG INPUT                     |     |       |     |      | ADC_VIN_XX (7 + 24 analog inputs) |
| <i>Requirement</i>               |     |       |     |      |                                   |
| Single-Ended Input Voltage Range | 0   |       | 3.0 | V    |                                   |
| <i>Characteristic</i>            |     |       |     |      |                                   |
| DC Leakage Current               |     | ±0.01 | ±1  | µA   |                                   |
| Input Resistance                 |     | 100 K |     | ohms |                                   |
| Input Capacitance                |     | TBD   |     | pF   | Condition 1 = Track               |
|                                  |     | TBD   |     | pF   | Condition 2 = Hold                |

### ADC Specifications –ADC1, ADC2

Typical values assume  $V_{DD\_ANA0}$ ,  $V_{DD\_ANA1}$ ,  $V_{DD\_COMP} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_J = 25^\circ\text{C}$ .

| Parameter                                    | Min   | Typ  | Max   | Unit       | Test Conditions/Comments   |
|--|-------|------|-------|------------|--|
| DYNAMIC PERFORMANCE                          |       |      |       |            | ADC1, ADC2 – ADC_VIN_AX, BX, CX (24 analog inputs)   |
| Throughput Rate                              |       |      | 6/2.2 | Samples/µs | LQFP package   |
| Throughput Rate                              |       |      | 6/1.4 | Samples/µs | BGA package  |
| AC ACCURACY                                  |       |      |       |            | ADC1, ADC2 – ADC_VIN_AX, BX, CX (24 analog inputs)   |
| <i>Characteristic</i>                        |       |      |       |            |  |
| Signal-to-Noise Ratio (SNR)                  |       | 81   |       | dB         |  |
| Signal-to-(Noise + Distortion) Ratio (SINAD) |       | 80.5 |       | dB         |  |
| Total Harmonic Distortion (THD)              |       | -94  |       | dB         |  |
| Spurious-Free Dynamic Range (SFDR)           |       | TBD  |       | dB         |  |
| Dynamic Range                                |       | 81   |       | dB         |  |
| Effective Number of Bits (ENOB)              |       | 13   |       | Bits       |  |
| Channel-to-Channel Isolation                 |       | -95  |       | dB         | Any channel pair referenced on same ADC.<br>Selected channel = 1 kHz,<br>Unselected channel = 10 kHz |
| Intermodulation Distortion                   |       |      |       |            | $f_{IN1} = 1\text{ kHz}$ , $f_{IN2} = 10\text{ kHz}$   |
| Second Order Terms                           |       | TBD  |       | dB         |  |
| Third Order Terms                            |       | TBD  |       | dB         |  |
| STATIC PERFORMANCE                           |       |      |       |            | ADC1, ADC2 – ADC_VIN_AX, BX, CX (24 analog inputs)   |
| DC ACCURACY                                  |       |      |       |            |  |
| <i>Characteristic</i>                        |       |      |       |            |  |
| Resolution                                   |       | 16   |       | Bits       | No missing codes, natural binary coding  |
| Differential Non-Linearity (DNL)             | -0.99 |      | +1.0  | LSB        |  |
| Integral Non-Linearity (INL)                 |       | ±4   |       | LSB        |  |
| Offset Error                                 |       | TBD  |       | LSB        |  |
| Offset Error Match                           |       | TBD  |       | LSB        |  |
| Offset Temperature Drift                     |       | TBD  |       | ppm/°C     |  |



| Parameter              | Min | Typ | Max | Unit   | Test Conditions/Comments |
|------------------------|-----|-----|-----|--------|--------------------------|
| Gain Error             |     | TBD |     | LSB    |                          |
| Gain Error Match       |     | TBD |     | LSB    |                          |
| Gain Temperature Drift |     | TBD |     | ppm/°C |                          |

**ADC Specifications – ADC0**

Typical values assume  $V_{DD\_ANA0}, V_{DD\_ANA1}, V_{DD\_COMP} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_J = 25^\circ\text{C}$ .

| Parameter                                    | Min   | Typ  | Max  | Unit   | Test Conditions/Comments   |
|--|-------|------|------|--------|--|
| DYNAMIC PERFORMANCE                          |       |      |      |        | ADC0 – ADC_VIN_DX (7 analog inputs)  |
| Throughput                                   |       |      |      |        |  |
| Conversion Rate                              |       |      | 2    | MSPS   |  |
| AC ACCURACY                                  |       |      |      |        | ADC0 – ADC_VIN_DX (7 analog inputs)  |
| Characteristic                               |       |      |      |        |  |
| Signal-to-Noise Ratio (SNR)                  |       | 69   |      | dB     |  |
| Signal-to-(Noise + Distortion) Ratio (SINAD) |       | 68.5 |      | dB     |  |
| Total Harmonic Distortion (THD)              |       | -82  |      | dB     |  |
| Spurious-Free Dynamic Range (SFDR)           |       | 83   |      | dB     |  |
| Dynamic Range                                |       | TBD  |      | dB     | $V_{IN} = V_{REF}/2$ (DC)  |
| Effective Number of Bits (ENOB)              |       | 9.8  |      | Bits   |  |
| Channel-to-Channel Isolation                 |       | -95  |      | dB     | Any channel pair referenced on same ADC.<br>Selected channel = 1 kHz,<br>Unselected channel = 10 kHz |
| Intermodulation Distortion                   |       |      |      |        | $f_{IN1} = 1\text{ kHz}$ , $f_{IN2} = 10\text{ kHz}$   |
| Second Order Terms                           |       | TBD  |      | dB     |  |
| Third Order Terms                            |       | TBD  |      | dB     |  |
| STATIC PERFORMANCE                           |       |      |      |        | ADC0 – ADC_VIN_DX (7 analog inputs)  |
| DC ACCURACY                                  |       |      |      |        |  |
| Characteristic                               |       |      |      |        |  |
| Resolution                                   |       | 14   |      | Bits   | No missing codes, natural binary coding  |
| Differential Non-Linearity (DNL)             | -0.99 |      | +1.0 | LSB    |  |
| Integral Non-Linearity (INL)                 |       | TBD  |      | LSB    |  |
| Offset Error                                 |       | TBD  |      | LSB    |  |
| Offset Error Match                           |       | TBD  |      | LSB    | Channel-to-channel, within one ADC   |
| Offset Temperature Drift                     |       | TBD  |      | ppm/°C |  |
| Gain Error                                   |       | TBD  |      | LSB    |  |
| Gain Error Match                             |       | TBD  |      | LSB    |  |
| Gain Temperature Drift                       |       | TBD  |      | ppm/°C |  |

## DAC Specifications

Typical values assume  $V_{DD\_ANA0}$ ,  $V_{DD\_ANA1}$ ,  $V_{DD\_COMP} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_J = 25^\circ\text{C}$ .

| Parameter                         | Min | Typ        | Max | Unit  | Test Conditions/Comments                        |
|-----------------------------------|-----|------------|-----|-------|---|
| ANALOG OUTPUT                     |     |            |     |       | ADC0 – ADC_VIN_DX (7 analog inputs)             |
| <i>Characteristic</i>             |     |            |     |       |   |
| Output Voltage Range              |     | 0 to 3.0   |     | V     |   |
| Output Impedance                  |     | TBD        |     | ohms  | Normal operation                                |
|                                   |     | TBD        |     | ohms  | DAC @ full scale                                |
|                                   |     | TBD        |     | ohms  | DAC @ zero scale                                |
| Update Rate                       |     |            | TBD | kHz   |   |
| Short Circuit Current to GND      |     | 30         |     | mA    | DAC @ full scale                                |
| Short Circuit Current to $V_{DD}$ |     | TBD        |     | mA    | DAC @ zero scale                                |
| STATIC PERFORMANCE                |     |            |     |       |   |
| DC ACCURACY                       |     |            |     |       | $R_L = 500\text{ ohms}$ , $C_L = 100\text{ pF}$ |
| <i>Characteristic</i>             |     |            |     |       |   |
| Resolution                        |     | 12         |     | Bits  |   |
| Differential Non-Linearity (DNL)  |     | $\pm 0.99$ |     | LSB   | Guaranteed monotonic                            |
| Integral Non-Linearity (INL)      |     | $\pm 2$    |     | LSB   |   |
| Offset Error                      |     | TBD        |     | mV    | Measured at code TBD                            |
| Offset Error Match                |     | TBD        |     | % FSR | % of full scale, measured at code 0xFFF         |

## Voltage Reference Specifications

Typical values assume  $V_{DD\_ANA0}$ ,  $V_{DD\_ANA1}$ ,  $V_{DD\_COMP} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_J = 25^\circ\text{C}$ .

| Parameter                       | Min | Typ | Max | Unit                  | Test Conditions/Comments                                   |
|---------------------------------|-----|-----|-----|-----------------------|--|
| VOLTAGE REFERENCE (OUTPUT MODE) |     |     |     |                       | $V_{REF0}$ , $V_{REF1}$ , $V_{REF2}$                       |
| <i>Characteristic</i>           |     |     |     |                       |  |
| Output Voltage                  |     | 2.5 |     | V                     |  |
| Output Impedance                |     | 0.5 | 1.0 | ohms                  |  |
| Temperature Coefficient         |     | 15  |     | ppm/ $^\circ\text{C}$ | $T_{JUNCTION} = -40^\circ\text{C}$ to $+125^\circ\text{C}$ |

**Comparator Specifications**

Typical values assume  $V_{DD\_ANA0}$ ,  $V_{DD\_ANA1}$ ,  $V_{DD\_COMP} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_j = 25^\circ\text{C}$ .

| Parameter                         | Min | Typ  | Max | Unit | Test Conditions/Comments  |
|-----------------------------------|-----|------|-----|------|---|
| COMPARATOR INPUT                  |     |      |     |      | ADC_VIN_A0, ADC_VIN_B0, ADC_VIN_C0  |
| <i>Requirement</i>                |     |      |     |      |   |
| Input Range                       | 0   |      | 3   | V    | Signals below 0.075 V are considered always above lowest threshold; signals above 2.925 V are considered always below highest threshold. This feature allows for selectively disabling the comparator by programming the thresholds to 0 V or 3 V respectively. |
| <i>Characteristic</i>             |     |      |     |      |   |
| Propagation Delay                 |     |      | 200 | ns   |   |
| Voltage Output Low                |     |      | 0.4 | V    | $I_{OL} = 5\text{ ma}$ (OPEN DRAIN)   |
| Comparator to Comparator Matching |     |      | 14  | mV   | COMP_OUTA, B, C   |
| Hysteresis                        |     | 0.3% |     | %    |   |
| Offset                            |     |      | TBD | mV   |   |

## ADC Typical Performance Characteristics

$V_{DD\_ANA} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_{JUNCTION} = 25^\circ\text{C}$  unless otherwise noted.1




Figure 21. DNL vs. Code




Figure 22. Histogram of DC Input at Code Center (Internal Reference)




Figure 23. SINAD vs. Frequency, 0 to 2.5 V




Figure 24. SINAD vs. Frequency, 0 to 1.25 V




Figure 25. FFT Plot (Internal Reference)

**DAC Typical Performance Characteristics**

$V_{DD\_ANA} = 3.3\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $T_{JUNCTION} = 25^{\circ}\text{C}$  unless otherwise noted.




Figure 26. THD vs. Frequency, 0 to 2.5 V




Figure 28. DAC DNL Error vs. Code




Figure 27. THD vs. Frequency, 0 to 1.25 V




Figure 29. DAC INL Error vs. Code

**FLASH SPECIFICATIONS**

TBD

**ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed in the table may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameter  | Rating  |
|--|---|
| Internal Supply Voltage ( $V_{DD\_INT}$ )                    | -0.33 V to +1.32 V                                |
| External (I/O) Supply Voltage ( $V_{DD\_EXT}$ ) <sup>1</sup> | -0.33 V to +3.63 V                                |
| External (I/O) Supply Voltage ( $V_{DD\_EXT}$ ) <sup>2</sup> | $V_{DD\_INT} - 0.5 \text{ V to } +3.63 \text{ V}$ |
| Analog Supply Voltage ( $V_{DD\_ANA}$ )                      | -0.33 V to +3.63 V                                |
| Digital Input Voltage <sup>3</sup>                           | -0.33 V to +3.63 V                                |
| TWI Digital Input Voltage <sup>3,4</sup>                     | -0.33 V to +5.50 V                                |
| Digital Output Voltage Swing                                 | -0.33 V to $V_{DD\_EXT} + 0.5 \text{ V}$          |
| Analog Input Voltage <sup>5</sup>                            | -0.33 V to +3.63 V                                |
| $I_{OH}/I_{OL}$ Current per Signal <sup>6</sup>              | TBD   |
| Storage Temperature Range                                    | -65°C to +150°C                                   |
| Junction Temperature While Biased                            | +125° C   |

<sup>1</sup> Applies when  $V_{DD\_INT} = 0 \text{ V}$ .

<sup>2</sup> Applies when  $V_{DD\_INT}$  is  $> 0 \text{ V}$ .

<sup>3</sup> Applies only when  $V_{DD\_EXT}$  is within specifications. When  $V_{DD\_EXT}$  is outside specifications, the range is  $V_{DD\_EXT} \pm 0.2 \text{ Volts}$ .

<sup>4</sup> Applies to pins TWI\_SCL and TWI\_SDA.

<sup>5</sup> Applies only when  $V_{DD\_ANA}$  is within specification. When  $V_{DD\_ANA}$  is outside specifications, the range is  $V_{DD\_ANA} \pm 0.2 \text{ Volts}$ .

<sup>6</sup> Limit applies to constant current loads only. Transient switching currents are allowed to exceed this value.

**ESD SENSITIVITY**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**PACKAGE INFORMATION**

The information presented in Figure 30 and Table 25 provides details about package branding. For a complete listing of product availability, see Pre Release Products on Page 115.

Table 25. Package Brand Information

| Brand Key   | Field Description          |
|-------------|----------------------------|
| ADSP-CM41xF | Product name <sup>1</sup>  |
| t           | Temperature range          |
| pp          | Package type               |
| Z           | RoHS compliant designation |
| cc          | See Ordering Guide         |
| vvvvv.x     | Assembly lot code          |
| n           | Product revision           |
| yyww        | Date code                  |

<sup>1</sup> See available products in Pre Release Products on Page 115.



Figure 30. Product Information on Package<sup>1</sup>

<sup>1</sup> Exact brand may differ, depending on package type.

**TIMING SPECIFICATIONS**

Specifications are subject to change without notice.

**Clock and Reset Timing**

Table 26, Table 27, and Figure 31 describe clock and reset operations related to the clock generation unit (CGU) and reset control unit (RCU). Per the CCLK, SCLK, and OCLK timing specifications in Table 23 Clock Related Operating Conditions, combinations of SYS\_CLKIN and clock multipliers must not select clock rates in excess of the processor’s maximum instruction rate.

Table 26. Clock and Reset Timing (SYS\_CLKIN0)

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                  |  | Min                  | Max | Unit |
|----------------------------|--|----------------------|-----|------|
| <i>Timing Requirements</i> |  |                      |     |      |
| $f_{CKIN0}$                | SYS_CLKIN0 Frequency (Using a Crystal) <sup>1, 2, 3</sup>            | 20                   | 50  | MHz  |
| $f_{CKIN0}$                | SYS_CLKIN0 Frequency (Using a Crystal Oscillator) <sup>1, 2, 3</sup> | 20                   | 60  | MHz  |
| $t_{CKINL0}$               | SYS_CLKIN0 Low Pulse <sup>1</sup>                                    | TBD                  |     | ns   |
| $t_{CKINH0}$               | SYS_CLKIN0 High Pulse <sup>1</sup>                                   | TBD                  |     | ns   |
| $t_{WRST}$                 | $\overline{SYS\_HWRST}$ Asserted Pulse Width Low <sup>4</sup>        | $11 \times t_{CKIN}$ |     | ns   |

<sup>1</sup> Applies to PLL bypass mode and PLL non-bypass mode.

<sup>2</sup> The  $t_{CKIN0}$  period equals  $1/f_{CKIN0}$  (see Figure 31).

<sup>3</sup> If the CGU\_CTL.DF bit is set, the minimum  $f_{CKIN0}$  specification is 40 MHz.

<sup>4</sup> Applies after power-up sequence is complete. See Table 28 and Figure 32 for power-up reset timing.




Figure 31. Clock and Reset Timing

Table 27. Clock and Reset Timing (SYS\_CLKIN1)

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                  |  | Min | Max | Unit |
|----------------------------|--|-----|-----|------|
| <i>Timing Requirements</i> |  |     |     |      |
| $f_{CKIN1}$                | SYS_CLKIN1 Frequency (Using a Crystal) | 12  | 30  | MHz  |



**Power-Up Reset Timing**

Table 28 and Figure 32 show the relationship between power supply startup and processor reset timing, related to the clock generation unit (CGU) and reset control unit (RCU). In Figure 32,  $V_{DD\_SUPPLIES}$  are  $V_{DD\_INT}$ ,  $V_{DD\_EXT}$ ,  $V_{DD\_ANA0}$ , and  $V_{DD\_ANA1}$ .

Table 28. Power-Up Reset Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                 | Min  | Max | Unit |
|---------------------------|--|-----|------|
| <i>Timing Requirement</i> |  |     |      |
| $t_{RST\_IN\_PWR}$        | $\overline{SYS\_HWRST}$ and $\overline{JTG\_TRST}$ Deasserted after $V_{DD\_INT}$ , $V_{DD\_EXT}$ , $V_{DD\_ANA0}$ , $V_{DD\_ANA1}$ , and $V_{DD\_SUPPLIES}$ are Stable and Within Specification<br>$SYS\_CLKIN$ are Stable and Within Specification |     | ns   |




Figure 32. Power-Up Reset Timing




Figure 33. Power-Up Timing


**Power-Down Timing**

The power-down timing requirement ensures proper shutdown of the flash banks. The voltage monitoring unit (VMU) starts the flash shutdown when the Low Voltage Detection threshold is reached on  $V_{DD\_EXT}$  or  $V_{DD\_INT}$ . Once the Low Voltage Detection has been triggered, both the  $V_{DD\_EXT}$  and  $V_{DD\_INT}$  supplies must remain above the Low Voltage Reset threshold for the specified time in order for the flash to complete its shutdown process.

Table 29. Power-Down Reset Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min | Max | Unit    |
|---|-----|-----|---------|
| <i>Timing Requirement</i>   |     |     |         |
| $t_{PD}$ Power-Down Time Between Low Voltage Detect and Low Voltage Reset | 22  |     | $\mu s$ |



<sup>1</sup>The VDD Low Voltage Detected state is entered when one of the two Low Voltage Detection thresholds is triggered: (a) if  $V_{DD\_EXT}$  drops below  $VLV_{D\_EXT}$  or (b) if  $V_{DD\_INT}$  drops below  $VLV_{D\_INT}$ .  
<sup>2</sup>The VDD Low Voltage Reset state is entered when one of the two Low Voltage Reset thresholds is triggered: (a) if  $V_{DD\_EXT}$  drops below  $VLV_{R\_EXT}$  or (b) if  $V_{DD\_INT}$  drops below  $VLV_{R\_INT}$ .

Figure 34. Power-Down Timing




Figure 35. Power-Down  $V_{DD\_EXT}$  and  $V_{DD\_INT}$  Relationship

**Asynchronous Read**

Table 30 and Figure 36 show asynchronous memory read timing, related to the static memory controller (SMC).

**Table 30. Asynchronous Memory Read (BxMODE = b#00)**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter  | Min   | Max                                  | Unit |
|--|---|--------------------------------------|------|
| <i>Timing Requirements</i>   |   |                                      |      |
| $t_{SDATARE}$ DATA in Setup Before $\overline{SMC0\_ARE}$ High   | 10.8  |                                      | ns   |
| $t_{HDATAE}$ DATA in Hold After $\overline{SMC0\_ARE}$ High  | 0   |                                      | ns   |
| $t_{DARDYARE}$ $\overline{SMC0\_ARDY}$ Valid After $\overline{SMC0\_ARE}$ Low <sup>1, 2</sup>                      |   | $(RAT - 2.5) \times t_{SCLK} - 17.5$ | ns   |
| <i>Switching Characteristics</i>   |   |                                      |      |
| $t_{ADDRARE}$ $\overline{SMC0\_Ax}/\overline{SMC0\_AMSx}$ Assertion Before $\overline{SMC0\_ARE}$ Low <sup>3</sup> | $(PREST + RST + PREAT) \times t_{SCLK} - 3$ |                                      | ns   |
| $t_{AOEARE}$ $\overline{SMC0\_AOE}$ Assertion Before $\overline{SMC0\_ARE}$ Low                                    | $(RST + PREAT) \times t_{SCLK} - 3$         |                                      | ns   |
| $t_{HARE}$ Output <sup>4</sup> Hold After $\overline{SMC0\_ARE}$ High <sup>5</sup>                                 | $RHT \times t_{SCLK} - 2$                   |                                      | ns   |
| $t_{WARE}$ $\overline{SMC0\_ARE}$ Active Low Width <sup>6</sup>  | $RAT \times t_{SCLK} - 2$                   |                                      | ns   |
| $t_{DAREARDY}$ $\overline{SMC0\_ARE}$ High Delay After $\overline{SMC0\_ARDY}$ Assertion <sup>1</sup>              | $2.5 \times t_{SCLK}$                       | $3.5 \times t_{SCLK} + 17.5$         | ns   |

<sup>1</sup> SMC0\_BxCTL.ARDYEN bit = 1.

<sup>2</sup> RAT value set using the SMC\_BxTIM.RAT bits.

<sup>3</sup> PREST, RST, and PREAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.RST bits, and the SMC\_BxETIM.PREAT bits.

<sup>4</sup> Output signals are SMC0\_Ax, SMC0\_AMS, SMC0\_AOE.

<sup>5</sup> RHT value set using the SMC\_BxTIM.RHT bits.

<sup>6</sup> SMC0\_BxCTL.ARDYEN bit = 0.




Figure 36. Asynchronous Read

## Asynchronous Flash Read

Table 31 and Figure 37 show asynchronous flash memory read timing, related to the static memory controller (SMC).

Table 31. Asynchronous Flash Read

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                        | Min   | Max | Unit |
|----------------------------------|---|-----|------|
| <i>Switching Characteristics</i> |   |     |      |
| $t_{AMSADV}$                     | SMC0_Ax (Address)/ $\overline{SMC0\_AMSx}$ Assertion Before $\overline{SMC0\_AOE}$ Low <sup>1</sup> |     | ns   |
| $t_{WADV}$                       | $\overline{SMC0\_AOE}$ Active Low Width <sup>2</sup>  |     | ns   |
| $t_{DADVARE}$                    | $\overline{SMC0\_ARE}$ Low Delay From $\overline{SMC0\_AOE}$ High <sup>3</sup>                      |     | ns   |
| $t_{HARE}$                       | Output <sup>4</sup> Hold After $\overline{SMC0\_ARE}$ High <sup>5</sup>                             |     | ns   |
| $t_{WARE}$ <sup>6</sup>          | $\overline{SMC0\_ARE}$ Active Low Width <sup>7</sup>  |     | ns   |

<sup>1</sup>PREST value set using the SMC\_BxETIM.PREST bits.  
<sup>2</sup>RST value set using the SMC\_BxTIM.RST bits.  
<sup>3</sup>PREAT value set using the SMC\_BxETIM.PREAT bits.  
<sup>4</sup>Output signals are SMC0\_Ax, SMC0\_AMS.  
<sup>5</sup>RHT value set using the SMC\_BxTIM.RHT bits.  
<sup>6</sup>SMC0\_BxCTL.ARDYEN bit = 0.  
<sup>7</sup>RAT value set using the SMC\_BxTIM.RAT bits.




Figure 37. Asynchronous Flash Read

**Asynchronous Page Mode Read**

Table 32 and Figure 38 show asynchronous memory page mode read timing, related to the static memory controller (SMC).

**Table 32. Asynchronous Page Mode Read**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter  | Min   | Max | Unit |
|--|---|-----|------|
| <i>Switching Characteristics</i>   |   |     |      |
| $t_{AV}$ SMC0_Ax (Address) Valid for First Address Min Width <sup>1</sup>          | $(PREST + RST + PREAT + RAT) \times t_{SCLK} - 2$ |     | ns   |
| $t_{AV1}$ SMC0_Ax (Address) Valid for Subsequent SMC0_Ax (Address) Min Width       | $PGWS \times t_{SCLK} - 2$                        |     | ns   |
| $t_{WADV}$ $\overline{SMC0\_AOE}$ Active Low Width <sup>2</sup>                    | $RST \times t_{SCLK} - 3$                         |     | ns   |
| $t_{HARE}$ Output <sup>3</sup> Hold After $\overline{SMC0\_ARE}$ High <sup>4</sup> | $RHT \times t_{SCLK} - 2$                         |     | ns   |
| $t_{WARE}$ <sup>5</sup> $\overline{SMC0\_ARE}$ Active Low Width <sup>6</sup>       | $RAT \times t_{SCLK} - 2$                         |     | ns   |

<sup>1</sup> PREST, RST, PREAT and RAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.RST bits, SMC\_BxETIM.PREAT bits, and the SMC\_BxTIM.RAT bits.

<sup>2</sup> RST value set using the SMC\_BxTIM.RST bits.

<sup>3</sup> Output signals are SMC0\_Ax,  $\overline{SMC0\_AMSx}$ .

<sup>4</sup> RHT value set using the SMC\_BxTIM.RHT bits.

<sup>5</sup> SMC\_BxCTL.ARDYEN bit = 0.

<sup>6</sup> RAT value set using the SMC\_BxTIM.RAT bits.




Figure 38. Asynchronous Page Mode Read

## Asynchronous Write

Table 33 and Figure 39 show asynchronous memory write timing, related to the static memory controller (SMC).

Table 33. Asynchronous Memory Write (BxMODE = b#00)

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter  | Min   | Max                                  | Unit |
|--|---|--------------------------------------|------|
| <i>Timing Requirement</i>  |   |                                      |      |
| $t_{DARDYAWE}^1$ SMC0_ARDY Valid After $\overline{SMC0\_AWE}$ Low <sup>2</sup>                         |   | $(WAT - 2.5) \times t_{SCLK} - 17.5$ | ns   |
| <i>Switching Characteristics</i>   |   |                                      |      |
| $t_{ENDAT}$ DATA Enable After $\overline{SMC0\_AMSx}$ Assertion  | -3  |                                      | ns   |
| $t_{DDAT}$ DATA Disable After $\overline{SMC0\_AMSx}$ Deassertion                                      |   | 4                                    | ns   |
| $t_{AMSAWE}$ SMC0_Ax/ $\overline{SMC0\_AMSx}$ Assertion Before $\overline{SMC0\_AWE}$ Low <sup>3</sup> | $(PREST + WST + PREAT) \times t_{SCLK} - 6.4$ |                                      | ns   |
| $t_{HAWE}$ Output <sup>4</sup> Hold After $\overline{SMC0\_AWE}$ High <sup>5</sup>                     | $WHT \times t_{SCLK} - 2$                     |                                      | ns   |
| $t_{WAVE}^6$ $\overline{SMC0\_AWE}$ Active Low Width <sup>2</sup>                                      | $WAT \times t_{SCLK} - 2$                     |                                      | ns   |
| $t_{DAWEARDY}^1$ $\overline{SMC0\_AWE}$ High Delay After SMC0_ARDY Assertion                           | $2.5 \times t_{SCLK}$                         | $3.5 \times t_{SCLK} + 17.5$         | ns   |

<sup>1</sup> SMC\_BxCTL.ARDYEN bit = 1.

<sup>2</sup> WAT value set using the SMC\_BxTIM.WAT bits.

<sup>3</sup> PREST, WST, PREAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.WST bits, SMC\_BxETIM.PREAT bits, and the SMC\_BxTIM.RAT bits.

<sup>4</sup> Output signals are DATA, SMC0\_Ax,  $\overline{SMC0\_AMSx}$ , SMC0\_ABEEx.

<sup>5</sup> WHT value set using the SMC\_BxTIM.WHT bits.

<sup>6</sup> SMC\_BxCTL.ARDYEN bit = 0.




Figure 39. Asynchronous Write

**Asynchronous Flash Write**

Table 34 and Figure 40 show asynchronous flash memory write timing, related to the static memory controller (SMC).

Table 34. Asynchronous Flash Write

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                        |  | Min | Max                           | Unit |
|----------------------------------|--|-----|-------------------------------|------|
| <i>Switching Characteristics</i> |  |     |                               |      |
| $t_{AMSADV}$                     | $\overline{SMC0\_Ax}/\overline{SMC0\_AMSx}$ Assertion Before $\overline{SMC0\_AOE}$ Low <sup>1</sup> |     | $PREST \times t_{SCLK} - 2$   | ns   |
| $t_{DADVAWE}$                    | $\overline{SMC0\_AWE}$ Low Delay From $\overline{SMC0\_AOE}$ High <sup>2</sup>                       |     | $PREAT \times t_{SCLK} - 6.2$ | ns   |
| $t_{WADV}$                       | $\overline{SMC0\_AOE}$ Active Low Width <sup>3</sup>   |     | $WST \times t_{SCLK} - 3$     | ns   |
| $t_{HAWE}$                       | Output <sup>4</sup> Hold After $\overline{SMC0\_AWE}$ High <sup>5</sup>                              |     | $WHT \times t_{SCLK} - 2$     | ns   |
| $t_{WAVE}$ <sup>6</sup>          | $\overline{SMC0\_AWE}$ Active Low Width <sup>7</sup>   |     | $WAT \times t_{SCLK} - 2$     | ns   |

<sup>1</sup> PREST value set using the SMC\_BxETIM.PREST bits.  
<sup>2</sup> PREAT value set using the SMC\_BxETIM.PREAT bits.  
<sup>3</sup> WST value set using the SMC\_BxTIM.WST bits.  
<sup>4</sup> Output signals are DATA, SMC0\_Ax, SMC0\_AMSx.  
<sup>5</sup> WHT value set using the SMC\_BxTIM.WHT bits.  
<sup>6</sup> SMC\_BxCTL.ARDYEN bit = 0.  
<sup>7</sup> WAT value set using the SMC\_BxTIM.WAT bits.




Figure 40. Asynchronous Flash Write

**All Accesses**

Table 35 describes timing that applies to all memory accesses, related to the static memory controller (SMC).

Table 35. All Accesses

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                       |  | Min | Max                             | Unit |
|---------------------------------|--|-----|---------------------------------|------|
| <i>Switching Characteristic</i> |  |     |                                 |      |
| $t_{TURN}$                      | $\overline{SMC0\_AMSx}$ Inactive Width |     | $(IT + TT) \times t_{SCLK} - 2$ | ns   |

**Serial Ports**

To determine whether serial port (SPORT) communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) serial clock (SPT\_CLK) width. In [Figure 41](#) either the rising edge or the falling edge of SPT\_CLK (external or internal) can be used as the active sampling edge.

When externally generated the SPORT clock is called  $f_{SPTCLKEXT}$ :

$$t_{SPTCLKEXT} = \frac{1}{f_{SPTCLKEXT}}$$

When internally generated, the programmed SPORT clock ( $f_{SPTCLKPROG}$ ) frequency in MHz is set by the following equation where CLKDIV is a field in the SPORT\_DIV register that can be set from 0 to 65,535:

$$f_{SPTCLKPROG} = \frac{f_{SCLK1}}{(CLKDIV + 1)}$$

$$t_{SPTCLKPROG} = \frac{1}{f_{SPTCLKPROG}}$$

**Table 36. Serial Ports—External Clock**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter  | Min                            | Max  | Unit |
|--|--------------------------------|------|------|
| <i>Timing Requirements</i>   |                                |      |      |
| $t_{SFSE}$ Frame Sync Setup Before SPT_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>1</sup> | 2                              |      | ns   |
| $t_{HFSE}$ Frame Sync Hold After SPT_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>1</sup>   | 2.7                            |      | ns   |
| $t_{SDRE}$ Receive Data Setup Before Receive SPT_CLK <sup>1</sup>  | 2                              |      | ns   |
| $t_{HDRE}$ Receive Data Hold After SPT_CLK <sup>1</sup>  | 2.7                            |      | ns   |
| $t_{SCLKW}$ SPT_CLK Width <sup>2</sup>   | $0.5 \times t_{SPTCLKEXT} - 1$ |      | ns   |
| $t_{SPTCLK}$ SPT_CLK Period <sup>2</sup>   | $t_{SPTCLKEXT} - 1$            |      | ns   |
| <i>Switching Characteristics</i>   |                                |      |      |
| $t_{DFSE}$ Frame Sync Delay After SPT_CLK (Internally Generated Frame Sync in either Transmit or Receive Mode) <sup>3</sup>  |                                | 14.5 | ns   |
| $t_{HOFSE}$ Frame Sync Hold After SPT_CLK (Internally Generated Frame Sync in either Transmit or Receive Mode) <sup>3</sup>  | 2                              |      | ns   |
| $t_{DDTE}$ Transmit Data Delay After Transmit SPT_CLK <sup>3</sup>   |                                | 15   | ns   |
| $t_{HDTE}$ Transmit Data Hold After Transmit SPT_CLK <sup>3</sup>  | 2                              |      | ns   |

<sup>1</sup> Referenced to sample edge.

<sup>2</sup> This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPT\_CLK. For the external SPT\_CLK maximum frequency, see the  $f_{SPTCLKEXT}$  specification in [Table 23 Clock Related Operating Conditions](#).

<sup>3</sup> Referenced to drive edge.



Table 37. Serial Ports—Internal Clock

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min                               | Max | Unit |
|---|-----------------------------------|-----|------|
| <i>Timing Requirements</i>  |                                   |     |      |
| t <sub>SFSI</sub> Frame Sync Setup Before SPT_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>1</sup> | 14                                |     | ns   |
| t <sub>HFSI</sub> Frame Sync Hold After SPT_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>1</sup>   | -0.5                              |     | ns   |
| t <sub>SDRI</sub> Receive Data Setup Before SPT_CLK <sup>1</sup>  | 4                                 |     | ns   |
| t <sub>HDRI</sub> Receive Data Hold After SPT_CLK <sup>1</sup>  | 1.5                               |     | ns   |
| <i>Switching Characteristics</i>  |                                   |     |      |
| t <sub>DFSI</sub> Frame Sync Delay After SPT_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>2</sup>         |                                   | 3.5 | ns   |
| t <sub>HOFSI</sub> Frame Sync Hold After SPT_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>2</sup>         | -1.5                              |     | ns   |
| t <sub>DDTI</sub> Transmit Data Delay After SPT_CLK <sup>2</sup>  |                                   | 3.5 | ns   |
| t <sub>HDTI</sub> Transmit Data Hold After SPT_CLK <sup>2</sup>   | -1.5                              |     | ns   |
| t <sub>SCLKW</sub> SPT_CLK Width <sup>3</sup>   | 0.5 × t <sub>SPTCLKPROG</sub> - 1 |     | ns   |
| t <sub>SPTCLK</sub> SPT_CLK Period <sup>3</sup>   | t <sub>SPTCLKPROG</sub> - 1       |     | ns   |

<sup>1</sup> Referenced to the sample edge.

<sup>2</sup> Referenced to drive edge.

<sup>3</sup> See [Table 23 Clock Related Operating Conditions](#) for details on the minimum period that may be programmed for f<sub>SPTCLKPROG</sub>.

Table 38. Serial Ports—Enable and Three-State

All specifications are based on simulation data and are subject to change without notice.

| Parameter  | Min | Max | Unit |
|--|-----|-----|------|
| <i>Switching Characteristics</i>                                     |     |     |      |
| $t_{DDTEN}$ Data Enable from External Transmit SPT_CLK <sup>1</sup>  | 1   |     | ns   |
| $t_{DDTTE}$ Data Disable from External Transmit SPT_CLK <sup>1</sup> |     | 14  | ns   |
| $t_{DDTIN}$ Data Enable from Internal Transmit SPT_CLK <sup>1</sup>  | -1  |     | ns   |
| $t_{DDTTI}$ Data Disable from Internal Transmit SPT_CLK <sup>1</sup> |     | 2.8 | ns   |

<sup>1</sup> Referenced to drive edge.




Figure 41. Serial Ports—Data Receive/Internal Clock




Figure 42. Serial Ports—Data Receive/External Clock




Figure 43. Serial Ports—Data Transmit/Internal Clock




Figure 44. Serial Ports—Data Transmit/External Clock




Figure 45. Serial Ports—Enable and Three-State

The SPT\_TDV output signal becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPT\_TDV is asserted for communication with external devices.

**Table 39. Serial Ports—Transmit Data Valid (TDV)**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min | Max | Unit |
|---|-----|-----|------|
| <i>Switching Characteristics</i>  |     |     |      |
| t <sub>DRDVEN</sub> Data-Valid Enable Delay from Drive Edge of External Clock <sup>1</sup>  | 1   |     | ns   |
| t <sub>DFDVEN</sub> Data-Valid Disable Delay from Drive Edge of External Clock <sup>1</sup> |     | 14  | ns   |
| t <sub>DRDVIN</sub> Data-Valid Enable Delay from Drive Edge of Internal Clock <sup>1</sup>  | -1  |     | ns   |
| t <sub>DFDVIN</sub> Data-Valid Disable Delay from Drive Edge of Internal Clock <sup>1</sup> |     | 3.5 | ns   |

<sup>1</sup> Referenced to drive edge.

Table 40. Serial Ports—External Late Frame Sync

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min | Max | Unit |
|---|-----|-----|------|
| <i>Switching Characteristics</i>  |     |     |      |
| $t_{DDTLFSE}$ Data and Data-Valid Enable Delay from Late External Transmit Frame Sync or External Receive Frame Sync with MCE = 1, MFD = 0 <sup>1</sup> |     | 15  | ns   |
| $t_{DDTENFS}$ Data Enable for MCE = 1, MFD = 0 <sup>1</sup>   | 0.5 |     | ns   |

<sup>1</sup> The  $t_{DDTLFSE}$  and  $t_{DDTENFS}$  parameters apply to left-justified as well as standard serial mode, and MCE = 1, MFD = 0.




Figure 46. Serial Ports—Transmit Data Valid Internal and External Clock




Figure 47. External Late Frame Sync

## Serial Peripheral Interface (SPI) Port—Master Timing

Table 41 and Figure 48 describe serial peripheral interface (SPI) port master operations. When internally generated, the programmed SPI clock ( $f_{SPICLKPROG}$ ) frequency in MHz is set by the following equation where BAUD is a field in the SPI\_CLK register that can be set from 0 to 65,535:

$$f_{SPICLKPROG} = \frac{f_{SCLK}}{(BAUD + 1)}$$

$$t_{SPICLKPROG} = \frac{1}{f_{SPICLKPROG}}$$

Note that:

- In dual mode data transmit, the SPI\_MISO signal is also an output.
- In quad mode data transmit, the SPI\_MISO, SPI\_D2, and SPI\_D3 signals are also outputs.
- In dual mode data receive, the SPI\_MOSI signal is also an input.
- In quad mode data receive, the SPI\_MOSI, SPI\_D2, and SPI\_D3 signals are also inputs.

**Table 41. Serial Peripheral Interface (SPI) Port—Master Timing**

| <b>All specifications are based on simulation data and are subject to change without notice.</b> |   |                                       |            |
|--|---|---------------------------------------|------------|
| <b>Parameter</b>   |   | <b>Min</b>                            | <b>Max</b> |
| <i>Timing Requirements</i>   |   |                                       |            |
| $t_{SSPIDM}$   | Data Input Valid to SPI_CLK Edge (Data Input Setup)                       | 3.75                                  |            |
| $t_{HSPIDM}$   | SPI_CLK Sampling Edge to Data Input Invalid                               | 1.3                                   |            |
| <i>Switching Characteristics</i>   |   |                                       |            |
| $t_{SDSCIM}$   | $\overline{SPI\_SEL}$ low to First SPI_CLK Edge for CPHA = 1 <sup>1</sup> | [ $t_{SCLK} - 2$ ] or [18]            | ns         |
|  | $\overline{SPI\_SEL}$ low to First SPI_CLK Edge for CPHA = 0 <sup>1</sup> | [ $1.5 \times t_{SCLK} - 2$ ] or [13] | ns         |
| $t_{SPICHM}$   | SPI_CLK High Period <sup>2</sup>  | $0.5 \times t_{SPICLKPROG} - 1$       | ns         |
| $t_{SPICLM}$   | SPI_CLK Low Period <sup>2</sup>   | $0.5 \times t_{SPICLKPROG} - 1$       | ns         |
| $t_{SPICLK}$   | SPI_CLK Period <sup>2</sup>   | $t_{SPICLKPROG} - 1$                  | ns         |
| $t_{HDSTM}$  | Last SPI_CLK Edge to $\overline{SPI\_SEL}$ High for CPHA = 1 <sup>1</sup> | [ $1.5 \times t_{SCLK} - 2$ ] or [13] | ns         |
|  | Last SPI_CLK Edge to $\overline{SPI\_SEL}$ High for CPHA = 0 <sup>1</sup> | [ $t_{SCLK} - 2$ ] or [18]            | ns         |
| $t_{SPITDM}$   | Sequential Transfer Delay <sup>1,3</sup>                                  | [ $t_{SCLK} - 1$ ] or [19]            | ns         |
| $t_{DDSPIDM}$  | SPI_CLK Edge to Data Out Valid (Data Out Delay)                           |                                       | 2.6        |
| $t_{HDSPIDM}$  | SPI_CLK Edge to Data Out Invalid (Data Out Hold)                          | -1.5                                  | ns         |

<sup>1</sup> Whichever is greater.

<sup>2</sup> See Table 23 Clock Related Operating Conditions for details on the minimum period that may be programmed for  $t_{SPICLKPROG}$ .

<sup>3</sup> Applies to sequential mode with STOP ≥ 1.




Figure 48. Serial Peripheral Interface (SPI) Port—Master Timing

**Serial Peripheral Interface (SPI) Port—Slave Timing**

Table 42 and Figure 49 describe serial peripheral interface (SPI) port slave operations. Note that:

- In dual mode data transmit, the SPI\_MOSI signal is also an output.
- In quad mode data transmit, the SPI\_MOSI, SPI\_D2, and SPI\_D3 signals are also outputs.
- In dual mode data receive, the SPI\_MISO signal is also an input.
- In quad mode data receive, the SPI\_MISO, SPI\_D2, and SPI\_D3 signals are also inputs.
- In SPI slave mode, the SPI clock is supplied externally and is called  $f_{SPICLKEXT}$ :

$$t_{SPICLKEXT} = \frac{1}{f_{SPICLKEXT}}$$

**Table 42. Serial Peripheral Interface (SPI) Port—Slave Timing**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min                            | Max  | Unit |
|---|--------------------------------|------|------|
| <i>Timing Requirements</i>  |                                |      |      |
| $t_{SPICHHS}$ SPI_CLK High Period <sup>1</sup>                      | $0.5 \times t_{SPICLKEXT} - 1$ |      | ns   |
| $t_{SPICLS}$ SPI_CLK Low Period <sup>1</sup>                        | $0.5 \times t_{SPICLKEXT} - 1$ |      | ns   |
| $t_{SPICLK}$ SPI_CLK Period <sup>1</sup>                            | $t_{SPICLKEXT} - 1$            |      | ns   |
| $t_{HDS}$ Last SPI_CLK Edge to $\overline{SPI\_SS}$ Not Asserted    | 5                              |      | ns   |
| $t_{SPITDS}$ Sequential Transfer Delay                              | $t_{SPICLK} - 1$               |      | ns   |
| $t_{SDSCI}$ $\overline{SPI\_SS}$ Assertion to First SPI_CLK Edge    | 10.5                           |      | ns   |
| $t_{SSPID}$ Data Input Valid to SPI_CLK Edge (Data Input Setup)     | 2                              |      | ns   |
| $t_{HSPID}$ SPI_CLK Sampling Edge to Data Input Invalid             | 2                              |      | ns   |
| <i>Switching Characteristics</i>                                    |                                |      |      |
| $t_{DSOE}$ $\overline{SPI\_SS}$ Assertion to Data Out Active        | 0                              | 14   | ns   |
| $t_{DSDHI}$ $\overline{SPI\_SS}$ Deassertion to Data High Impedance | 0                              | 12.5 | ns   |
| $t_{DDSPID}$ SPI_CLK Edge to Data Out Valid (Data Out Delay)        |                                | 14   | ns   |
| $t_{HDSPID}$ SPI_CLK Edge to Data Out Invalid (Data Out Hold)       | 0                              |      | ns   |

<sup>1</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPI\_CLK. For the external SPI\_CLK maximum frequency see the  $t_{SPICLKEXT}$  specification in Table 23 Clock Related Operating Conditions.






Figure 49. Serial Peripheral Interface (SPI) Port—Slave Timing

## Serial Peripheral Interface (SPI) Port—SPI\_RDY Slave Timing

Table 43. SPI Port—SPI\_RDY Slave Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter  | Min                        | Max                             | Unit |
|--|----------------------------|---------------------------------|------|
| <i>Switching Characteristics</i>   |                            |                                 |      |
| $t_{\text{DSPISCKRDYSR}}$ SPI_RDY De-assertion from Last Input SPI_CLK Edge in Slave Mode Receive  | $3 \times t_{\text{SCLK}}$ | $4 \times t_{\text{SCLK}} + 10$ | ns   |
| $t_{\text{DSPISCKRDYST}}$ SPI_RDY De-assertion from Last Input SPI_CLK Edge in Slave Mode Transmit | $4 \times t_{\text{SCLK}}$ | $5 \times t_{\text{SCLK}} + 10$ | ns   |




Figure 50. SPI\_RDY De-assertion from Valid Input SPI\_CLK Edge in Slave Mode Receive (FCCH = 0)




Figure 51. SPI\_RDY De-assertion from Valid Input SPI\_CLK Edge in Slave Mode Transmit (FCCH = 1)

**Serial Peripheral Interface (SPI) Port—Open Drain Mode (ODM) Timing**

In Figure 52 and Figure 53, the outputs can be SPI\_MOSI SPI\_MISO, SPI\_D2, and/or SPI\_D3 depending on the mode of operation.

Table 44. SPI Port—ODM Master Mode

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min | Max | Unit |
|---|-----|-----|------|
| <i>Switching Characteristics</i>  |     |     |      |
| $t_{\text{HDSPIODMM}}$ SPI_CLK Edge to High Impedance from Data Out Valid | -3  |     | ns   |
| $t_{\text{DDSPIODMM}}$ SPI_CLK Edge to Data Out Valid from High Impedance |     | 6   | ns   |

Table 45. SPI Port—ODM Slave Mode

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min | Max | Unit |
|---|-----|-----|------|
| <i>Timing Requirements</i>  |     |     |      |
| $t_{\text{HDSPIODMS}}$ SPI_CLK Edge to High Impedance from Data Out Valid | 0   |     | ns   |
| $t_{\text{DDSPIODMS}}$ SPI_CLK Edge to Data Out Valid from High Impedance |     | 11  | ns   |




Figure 52. ODM Master




Figure 53. ODM Slave

**Serial Peripheral Interface (SPI) Port—SPI\_RDY Master Timing**

SPI\_RDY is used to provide flow control. The CPOL and CPHA bits are set in SPI\_CTL, while LEADX, LAGX, and STOP are in SPI\_DLY.

**Table 46. SPI Port—SPI\_RDY Master Timing**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min   | Max   | Unit |
|---|---|---|------|
| <i>Timing Requirements</i>  |   |   |      |
| $t_{SRDYSCKM0}$ Minimum Setup Time for SPI_RDY De-assertion in Master Mode Before Last Valid SPI_CLK Edge of Valid Data Transfer to Block Subsequent Transfer with CPHA = 0 | $(2 + 2 \times \text{BAUD}^1) \times t_{SCLK} + 10$ |   | ns   |
| $t_{SRDYSCKM1}$ Minimum Setup Time for SPI_RDY De-assertion in Master Mode Before Last Valid SPI_CLK Edge of Valid Data Transfer to Block Subsequent Transfer with CPHA = 1 | $(2 + 2 \times \text{BAUD}^1) \times t_{SCLK} + 10$ |   | ns   |
| <i>Switching Characteristics</i>  |   |   |      |
| $t_{SRDYSCKM}$ Time Between Assertion of SPI_RDY by Slave and First Edge of SPI_CLK for New SPI Transfer with CPHA/CPOL = 0 and BAUD = 0 (STOP, LEAD, LAG = 0)              | $4.5 \times t_{SCLK}$                               | $5.5 \times t_{SCLK} + 10$                            | ns   |
| Time Between Assertion of SPI_RDY by Slave and First Edge of SPI_CLK for New SPI Transfer with CPHA/CPOL = 1 and BAUD = 0 (STOP, LEAD, LAG = 0)                             | $4 \times t_{SCLK}$                                 | $5 \times t_{SCLK} + 10$                              | ns   |
| Time Between Assertion of SPI_RDY by Slave and First Edge of SPI_CLK for New SPI Transfer with CPHA/CPOL = 0 and BAUD $\geq 1$ (STOP, LEAD, LAG = 0)                        | $(1 + 1.5 \times \text{BAUD}^1) \times t_{SCLK}$    | $(2 + 2.5 \times \text{BAUD}^1) \times t_{SCLK} + 10$ | ns   |
| Time Between Assertion of SPI_RDY by Slave and First Edge of SPI_CLK for New SPI Transfer with CPHA/CPOL = 1 and BAUD $\geq 1$ (STOP, LEAD, LAG = 0)                        | $(1 + 1 \times \text{BAUD}^1) \times t_{SCLK}$      | $(2 + 2 \times \text{BAUD}^1) \times t_{SCLK} + 10$   | ns   |

<sup>1</sup> BAUD value set using the SPI\_CLK.BAUD bits. BAUD value = SPI\_CLK.BAUD bits + 1.




Figure 54. SPI\_RDY Setup Before SPI\_CLK with CPHA = 0




Figure 55. SPI\_RDY Setup Before SPI\_CLK with CPHA = 1




Figure 56. SPI\_CLK Switching Diagram after SPI\_RDY Assertion, CPHA = x

**General-Purpose I/O Port Timing**

Table 47 and Figure 57 describe I/O timing, related to the general-purpose ports (PORT).

Table 47. General-Purpose I/O Port Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter  | Min                 | Max | Unit |
|--|---------------------|-----|------|
| <i>Timing Requirement</i>                                |                     |     |      |
| $t_{WFI}$ General-Purpose I/O Port Pin Input Pulse Width | $2 \times t_{SCLK}$ |     | ns   |




Figure 57. General-Purpose Port Timing

**GPIO Timer Cycle Timing**

Table 48, Table 49, and Figure 58 describe timer expired operations, related to the general-purpose timer (TIMER). The input signal is asynchronous in width capture mode and external clock mode and has an absolute maximum input frequency of ( $f_{SCLK}/4$ ) MHz. The width value is the timer period assigned in the  $TMx\_TMRn\_WIDTH$  register and can range from 1 to  $2^{32} - 1$ . Note that when externally generated, the TMR clock is called  $f_{TMRCLKEXT}$ :

$$t_{TMRCLKEXT} = \frac{1}{f_{TMRCLKEXT}}$$

Table 48. Timer Cycle Timing (Internal Mode)

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter  | Min                           | Max                           | Unit |
|--|-------------------------------|-------------------------------|------|
| <i>Timing Requirements</i>   |                               |                               |      |
| $t_{WL}$ Timer Pulse Width Input Low (Measured In SCLK Cycles) <sup>1</sup>  | $2 \times t_{SCLK}$           |                               | ns   |
| $t_{WH}$ Timer Pulse Width Input High (Measured In SCLK Cycles) <sup>1</sup> | $2 \times t_{SCLK}$           |                               | ns   |
| <i>Switching Characteristic</i>  |                               |                               |      |
| $t_{HTO}$ Timer Pulse Width Output (Measured In SCLK Cycles) <sup>2</sup>    | $t_{SCLK} \times WIDTH - 1.5$ | $t_{SCLK} \times WIDTH + 1.5$ | ns   |

<sup>1</sup> The minimum pulse width applies for  $TMx$  signals in width capture and external clock modes.

<sup>2</sup> WIDTH refers to the value in the  $TMRx\_WIDTH$  register (it can vary from 1 to  $2^{32} - 1$ ).

Table 49. Timer Cycle Timing (External Mode)

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min                               | Max                               | Unit |
|---|-----------------------------------|-----------------------------------|------|
| <i>Timing Requirements</i>  |                                   |                                   |      |
| $t_{WL}$ Timer Pulse Width Input Low (Measured In EXT_CLK Cycles) <sup>1</sup>  | $2 \times t_{EXT\_CLK}$           |                                   | ns   |
| $t_{WH}$ Timer Pulse Width Input High (Measured In EXT_CLK Cycles) <sup>1</sup> | $2 \times t_{EXT\_CLK}$           |                                   | ns   |
| $t_{EXT\_CLK}$ Timer External Clock Period <sup>2</sup>                         | $t_{TMRCLKEXT}$                   |                                   | ns   |
| <i>Switching Characteristic</i>   |                                   |                                   |      |
| $t_{HTO}$ Timer Pulse Width Output (Measured In EXT_CLK Cycles) <sup>3</sup>    | $t_{EXT\_CLK} \times WIDTH - 1.5$ | $t_{EXT\_CLK} \times WIDTH + 1.5$ | ns   |

<sup>1</sup>The minimum pulse width applies for TMx signals in width capture and external clock modes.

<sup>2</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external TMR\_CLK. For the external TMR\_CLK maximum frequency see the  $f_{TMRCLKEXT}$  specification in [Table 23 Clock Related Operating Conditions](#).

<sup>3</sup>WIDTH refers to the value in the TMRx\_WIDTH register (it can vary from 1 to  $2^{32} - 1$ ).




Figure 58. Timer Cycle Timing

**Logic Block Array (LBA)**

The LBA contains a number of logic blocks which are programmed to perform a variety of logical or arithmetic functions.

**Table 50. Logic Block Array Timing**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                                    | Min   | Max | Unit |
|--|---|-----|------|
| <i>Timing Requirement</i>                    |   |     |      |
| $t_{WLBAI}$<br>(t Width LBA In)              | TBD (will be at least $2 \times t_{sCLK}$ ) |     | ns   |
| <i>Switching Characteristic</i>              |   |     |      |
| $t_{DLBAR}$<br>(t Delay LBA Registered Mode) | TBD   | TBD | ns   |




Figure 59. Logic Block Array Register Output Mode



**Up/Down Counter/Rotary Encoder Timing**

Table 51 and Figure 60 describe timing, related to the general-purpose counter (CNT).

Table 51. Up/Down Counter/Rotary Encoder Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min                 | Max | Unit |
|---|---------------------|-----|------|
| <i>Timing Requirement</i>                                     |                     |     |      |
| $t_{WCOUNT}$ Up/Down Counter/Rotary Encoder Input Pulse Width | $2 \times t_{SCLK}$ |     | ns   |




Figure 60. Up/Down Counter/Rotary Encoder Timing

**Pulse Width Modulator (PWM) Timing**

Table 52 and Figure 61 describe timing, related to the pulse width modulator (PWM).

Table 52. PWM Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min                       | Max                      | Unit |
|---|---------------------------|--------------------------|------|
| <i>Timing Requirement</i>                                       |                           |                          |      |
| $t_{ES}$ External Sync Pulse Width                              | $2 \times t_{SCLK}$       |                          | ns   |
| <i>Switching Characteristics</i>                                |                           |                          |      |
| $t_{DODIS}$ Output Inactive (Off) After Trip Input <sup>1</sup> |                           | 17                       | ns   |
| $t_{DOE}$ Output Delay After External Sync <sup>1,2</sup>       | $2 \times t_{SCLK} + 5.5$ | $5 \times t_{SCLK} + 14$ | ns   |

<sup>1</sup> PWM outputs are: PWMx\_AH, PWMx\_AL, PWMx\_BH, PWMx\_BL, PWMx\_CH, PWMx\_DH, PWMx\_DL, and PWMx\_CL.

<sup>2</sup> When the external sync signal is synchronous to the peripheral clock, it takes fewer clock cycles for the output to appear compared to when the external sync signal is asynchronous to the peripheral clock. For more information, see the *ADSP-CM41x Microcontroller Hardware Reference*.




Figure 61. PWM Timing

**Pulse Width Modulator (PWM)—Heightened-Precision Mode Timing**

Table 53, Table 54, Figure 62, and Figure 63 describe heightened-precision pulse width modulator (PWM) operations.

**Table 53. PWM—Heightened-Precision Mode, Output Pulse**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min | Max | Unit |
|---|-----|-----|------|
| <i>Switching Characteristic</i>                       |     |     |      |
| $t_{HPWMW}$ HP-PWM Output Pulse Width <sup>1, 2</sup> | TBD | TBD | ns   |

<sup>1</sup> N is the DUTY bit field (coarse duty) from the duty register. m is the ENHDIV (enhanced precision divider bits) value from the HP duty register.

<sup>2</sup> Applies to individual PWM channel with 50% duty cycle. Other PWM channels within the same unit are toggling at the same time. No other GPIO pins are toggling.

**Table 54. PWM—Heightened-Precision Mode, Output Skew**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                                   | Min | Max | Unit |
|---|-----|-----|------|
| <i>Switching Characteristic</i>             |     |     |      |
| $t_{HPWMS}$ HP-PWM Output Skew <sup>1</sup> |     | TBD | ns   |

<sup>1</sup> Output edge difference between any two PWM channels (AH, AL, BH, BL, CH, CL, DH, and DL) in the same PWM unit (a unit is PWMx where x = 0, 1, 2), with the same heightened-precision edge placement.



Figure 62. PWM Heightened-Precision Mode Timing, Output Pulse




Figure 63. PWM Heightened-Precision Mode Timing, Output Skew

**Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing**

The universal asynchronous receiver-transmitter (UART) ports receive and transmit operations are described in the *ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4 Hardware Reference*.

**Controller Area Network (CAN) Interface**

The controller area network (CAN) interface timing is described in the *ADSP-CM41x Mixed-Signal Control Processor with ARM Cortex-M4 Hardware Reference*.

**Sinus Cardinalis (SINC) Filter Timing**

The programmed sinus cardinalis (SINC) filter clock ( $f_{SINCLKPROG}$ ) frequency in MHz is set by the following equation where MDIV is a field in the CLK control register that can be set from 4 to 63:

$$f_{SINCLKPROG} = \frac{f_{SCLK}}{MDIV}$$

$$t_{SINCLKPROG} = \frac{1}{f_{SINCLKPROG}}$$

**Table 55. SINC Filter Timing**

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter   | Min | Max                               | Unit |
|---|-----|-----------------------------------|------|
| <i>Timing Requirements</i>                        |     |                                   |      |
| $t_{SSINC}$ SINC0_Dx Setup Before SINC0_CLKx Rise | 10  |                                   | ns   |
| $t_{HSINC}$ SINC0_Dx Hold After SINC0_CLKx Rise   | 0   |                                   | ns   |
| <i>Switching Characteristics</i>                  |     |                                   |      |
| $t_{SINCLK}$ SINC0_CLKx Period <sup>1</sup>       |     | $t_{SINCLKPROG} - 2.5$            | ns   |
| $t_{SINCLKW}$ SINC0_CLKx Width <sup>1</sup>       |     | $0.5 \times t_{SINCLKPROG} - 2.5$ | ns   |

<sup>1</sup> See Table 23 Clock Related Operating Conditions for details on the minimum period that may be programmed for  $t_{SINCLKPROG}$ .




Figure 64. SINC Filter Timing

**Trace Timing**

Table 56. Trace Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                                | Min                       | Max                       | Unit |
|--|---------------------------|---------------------------|------|
| <i>Switching Characteristics</i>         |                           |                           |      |
| $t_{DDTRACE}$ Data Delay After TRACE_CLK |                           | $0.5 \times t_{SCLK} + 2$ | ns   |
| $t_{HDTRACE}$ Data Hold After TRACE_CLK  | $0.5 \times t_{SCLK} - 2$ |                           | ns   |




Figure 65. Trace Timing

**Serial Wire Debug (SWD) Timing**

Table 57 and Figure 66 describe the serial wire debug (SWD) operations.

Table 57. Serial Wire Debug (SWD) Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                                  | Min | Max | Unit |
|--|-----|-----|------|
| <i>Timing Requirements</i>                 |     |     |      |
| $t_{SWCLK}$ SWCLK Period                   | 20  |     | ns   |
| $t_{SSWDIO}$ SWDIO Setup Before SWCLK High | 6   |     | ns   |
| $t_{HSWDIO}$ SWDIO Hold After SWCLK High   | 4   |     | ns   |
| <i>Switching Characteristics</i>           |     |     |      |
| $t_{DSWDIO}$ SWDIO Delay After SWCLK High  |     | 17  | ns   |
| $t_{HOSWDIO}$ SWDIO Hold After SWCLK High  | 3.5 |     | ns   |




Figure 66. Serial Wire Debug (SWD) Timing

**Debug Interface (JTAG Emulation Port) Timing**

Table 58 and Figure 67 provide I/O timing, related to the debug interface (JTAG Emulator Port).

Table 58. JTAG Emulation Port Timing

**All specifications are based on simulation data and are subject to change without notice.**

| Parameter                        | Min  | Max  | Unit      |
|----------------------------------|--|------|-----------|
| <i>Timing Requirements</i>       |  |      |           |
| $t_{TCK}$                        | JTG_TCK Period   | 20   | ns        |
| $t_{STAP}$                       | JTG_TDI, JTG_TMS Setup Before JTG_TCK High                     | 6    | ns        |
| $t_{HTAP}$                       | JTG_TDI, JTG_TMS Hold After JTG_TCK High                       | 4    | ns        |
| $t_{SSYS}$                       | System Inputs Setup Before JTG_TCK High <sup>1</sup>           | 12   | ns        |
| $t_{HSYS}$                       | System Inputs Hold After JTG_TCK High <sup>1</sup>             | 5    | ns        |
| $t_{TRSTW}$                      | JTG_TRST Pulse Width (Measured in JTG_TCK cycles) <sup>2</sup> | 4    | $t_{TCK}$ |
| <i>Switching Characteristics</i> |  |      |           |
| $t_{DTDO}$                       | JTG_TDO Delay from JTG_TCK Low                                 | 16.5 | ns        |
| $t_{DSYS}$                       | System Outputs Delay After JTG_TCK Low <sup>3</sup>            | 19.5 | ns        |

<sup>1</sup> System inputs = PA\_xx, PB\_xx, PC\_xx, PD\_xx, PE\_xx, PF\_xx, SYS\_BMODEx, SYS\_HWRST, SYS\_FAULT, SYS\_NMI, TWI0\_SCL, TWI0\_SDA.

<sup>2</sup> 50 MHz maximum.

<sup>3</sup> System outputs = PA\_xx, PB\_xx, PC\_xx, PD\_xx, PE\_xx, PF\_xx, SMC0\_AMS0, SMC0\_ARE, SMC0\_AWE, SYS\_CLKOUT, SYS\_FAULT, SYS\_RESOUT.




Figure 67. JTAG Emulation Port Timing

**ENVIRONMENTAL CONDITIONS**

To determine the junction temperature on the application printed circuit board use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

$T_J$  = Junction temperature (°C)

$T_{CASE}$  = Case temperature (°C) measured by customer at top center of package.

$\Psi_{JT}$  = From [Table 59](#) and [Table 60](#)

$P_D$  = Power dissipation (see [Total Power Dissipation \(PD\)](#) on [Page 63](#) for the method to calculate  $P_D$ )

**Table 59. Thermal Characteristics (176-Lead LQFP)**

| Parameter     | Condition             | Typical | Unit |
|---------------|-----------------------|---------|------|
| $\theta_{JA}$ | 0 linear m/s air flow | TBD     | °C/W |
| $\theta_{JA}$ | 1 linear m/s air flow | TBD     | °C/W |
| $\theta_{JA}$ | 2 linear m/s air flow | TBD     | °C/W |
| $\theta_{JC}$ |                       | TBD     | °C/W |
| $\Psi_{JT}$   | 0 linear m/s air flow | TBD     | °C/W |
| $\Psi_{JT}$   | 1 linear m/s air flow | TBD     | °C/W |
| $\Psi_{JT}$   | 2 linear m/s air flow | TBD     | °C/W |

**Table 60. Thermal Characteristics (210-Ball BGA)**

| Parameter     | Condition             | Typical | Unit |
|---------------|-----------------------|---------|------|
| $\theta_{JA}$ | 0 linear m/s air flow | TBD     | °C/W |
| $\theta_{JA}$ | 1 linear m/s air flow | TBD     | °C/W |
| $\theta_{JA}$ | 2 linear m/s air flow | TBD     | °C/W |
| $\theta_{JC}$ |                       | TBD     | °C/W |
| $\Psi_{JT}$   | 0 linear m/s air flow | TBD     | °C/W |
| $\Psi_{JT}$   | 1 linear m/s air flow | TBD     | °C/W |
| $\Psi_{JT}$   | 2 linear m/s air flow | TBD     | °C/W |

Values of  $\theta_{JA}$  are provided for package comparison and printed circuit board design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

$T_A$  = Ambient temperature (°C)

Values of  $\theta_{JC}$  are provided for package comparison and printed circuit board design considerations when an external heat sink is required.

In [Table 59](#), airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

## ADSP-CM41xF 176-LEAD LQFP LEAD ASSIGNMENTS

ADSP-CM41xF 176-Lead LQFP Lead Assignments (Numerical by Lead Number) lists the 176-lead LQFP package by lead number.

ADSP-CM41xF 176-Lead LQFP Lead Assignments (Alphabetical by Pin Name) lists the 176-lead LQFP package by pin name.

## ADSP-CM41XF 176-LEAD LQFP LEAD ASSIGNMENTS (NUMERICAL BY LEAD NUMBER)

| No. | Pin Name   | No. | Pin Name      | No. | Pin Name     | No. | Pin Name      |
|-----|------------|-----|---------------|-----|--------------|-----|---------------|
| 1   | PD_00      | 41  | SYS_XTAL1     | 81  | PA_13        | 121 | ADC_VIN_B6    |
| 2   | PD_01      | 42  | TWI0_SCL      | 82  | VDD_EXT      | 122 | ADC_VIN_B7    |
| 3   | PB_00      | 43  | TWI0_SDA      | 83  | VDD_ANA0     | 123 | ADC_VIN_A0    |
| 4   | PB_01      | 44  | GND           | 84  | GND_ANA0     | 124 | ADC_VIN_A1    |
| 5   | PE_00      | 45  | JTG_TDI       | 85  | BYP_A0       | 125 | ADC_VIN_A2    |
| 6   | PE_01      | 46  | JTG_TCK/SWCLK | 86  | DAC0_VOUT    | 126 | ADC_VIN_A3    |
| 7   | VDD_EXT    | 47  | JTG_TDO/SWO   | 87  | GND_ANA5_DAC | 127 | ADC_VIN_A4    |
| 8   | PB_02      | 48  | JTG_TMS/SWDIO | 88  | GND_ANA3     | 128 | ADC_VIN_A5    |
| 9   | PB_03      | 49  | JTG_TRST      | 89  | GND_ANA1     | 129 | ADC_VIN_A6    |
| 10  | PE_02      | 50  | PE_08         | 90  | BYP_A1       | 130 | ADC_VIN_A7    |
| 11  | PE_03      | 51  | PE_09         | 91  | VDD_ANA1     | 131 | GND_ANA2      |
| 12  | VDD_EXT    | 52  | PE_10         | 92  | GND_REFCAP0  | 132 | GND_ANA4_COMP |
| 13  | PB_04      | 53  | PE_11         | 93  | REFCAP0      | 133 | VDD_COMP      |
| 14  | PB_05      | 54  | PB_12         | 94  | VREF0        | 134 | COMP_OUT_A    |
| 15  | PE_04      | 55  | PB_13         | 95  | GND_VREF0    | 135 | COMP_OUT_B    |
| 16  | PE_05      | 56  | VDD_EXT       | 96  | ADC_VIN_D6   | 136 | COMP_OUT_C    |
| 17  | VDD_EXT    | 57  | PB_14         | 97  | ADC_VIN_D5   | 137 | VDD_EXT       |
| 18  | PB_06      | 58  | PB_15         | 98  | ADC_VIN_D4   | 138 | BYP_D0        |
| 19  | PB_07      | 59  | PE_12         | 99  | ADC_VIN_D3   | 139 | VDD_EXT       |
| 20  | PE_06      | 60  | PE_13         | 100 | ADC_VIN_D2   | 140 | VDD_EXT       |
| 21  | PE_07      | 61  | PE_14         | 101 | ADC_VIN_D1   | 141 | SYS_NMI       |
| 22  | VDD_EXT    | 62  | PE_15         | 102 | ADC_VIN_D0   | 142 | VDD_EXT       |
| 23  | SYS_RESOUT | 63  | VDD_EXT       | 103 | GND_REFCAP1  | 143 | VDD_EXT       |
| 24  | SYS_FAULT  | 64  | VDD_INT       | 104 | REFCAP1      | 144 | PC_00         |
| 25  | SYS_HWRST  | 65  | VDD_INT       | 105 | VREF1        | 145 | PC_01         |
| 26  | VDD_INT    | 66  | PA_00         | 106 | GND_VREF1    | 146 | PC_02         |
| 27  | VDD_INT    | 67  | PA_01         | 107 | ADC_VIN_C7   | 147 | PC_03         |
| 28  | PB_08      | 68  | PA_02         | 108 | ADC_VIN_C6   | 148 | PF_00         |
| 29  | PB_09      | 69  | PA_03         | 109 | ADC_VIN_C5   | 149 | PF_01         |
| 30  | PB_10      | 70  | VDD_EXT       | 110 | ADC_VIN_C4   | 150 | VDD_EXT       |
| 31  | PB_11      | 71  | PA_04         | 111 | ADC_VIN_C3   | 151 | PC_04         |
| 32  | VDD_INT    | 72  | PA_05         | 112 | ADC_VIN_C2   | 152 | PC_05         |
| 33  | VDD_INT    | 73  | PA_06         | 113 | ADC_VIN_C1   | 153 | PC_06         |
| 34  | VDD_EXT    | 74  | PA_07         | 114 | ADC_VIN_C0   | 154 | PC_07         |
| 35  | VDD_EXT    | 75  | VDD_EXT       | 115 | ADC_VIN_B0   | 155 | PF_02         |
| 36  | SYS_CLKINO | 76  | PA_08         | 116 | ADC_VIN_B1   | 156 | PF_03         |
| 37  | SYS_XTAL0  | 77  | PA_09         | 117 | ADC_VIN_B2   | 157 | VDD_INT       |
| 38  | VDD_EXT    | 78  | PA_10         | 118 | ADC_VIN_B3   | 158 | VDD_INT       |
| 39  | VREG_BASE  | 79  | PA_11         | 119 | ADC_VIN_B4   | 159 | VDD_EXT       |
| 40  | SYS_CLKIN1 | 80  | PA_12         | 120 | ADC_VIN_B5   | 160 | PC_08         |



| No.              | Pin Name   |
|------------------|------------|
| 161              | PC_09      |
| 162              | PC_10      |
| 163              | PC_11      |
| 164              | PF_04      |
| 165              | PF_05      |
| 166              | VDD_EXT    |
| 167              | PC_12      |
| 168              | PC_13      |
| 169              | PC_14      |
| 170              | PC_15      |
| 171              | PF_06      |
| 172              | PF_07      |
| 173              | VDD_EXT    |
| 174              | PF_08      |
| 175              | SYS_CLKOUT |
| 176              | SYS_BMODE0 |
| 177 <sup>1</sup> | GND        |

<sup>1</sup>Pin no. 177 is the GND supply (see [Figure 69](#)) for the processor; this pad must connect to GND.

## ADSP-CM41XF 176-LEAD LQFP LEAD ASSIGNMENTS (ALPHABETICAL BY PIN NAME)

| Pin Name      | No.              | Pin Name      | No. | Pin Name   | No. | Pin Name   | No. |
|---------------|------------------|---------------|-----|------------|-----|------------|-----|
| ADC_VIN_A0    | 123              | GND_ANA5_DAC  | 87  | PC_05      | 152 | SYS_HWRST  | 25  |
| ADC_VIN_A1    | 124              | GND_REFCAP0   | 92  | PC_06      | 153 | SYS_NMI    | 141 |
| ADC_VIN_A2    | 125              | GND_REFCAP1   | 103 | PC_07      | 154 | SYS_RESOUT | 23  |
| ADC_VIN_A3    | 126              | GND_VREF0     | 95  | PC_08      | 160 | SYS_XTAL0  | 37  |
| ADC_VIN_A4    | 127              | GND_VREF1     | 106 | PC_09      | 161 | SYS_XTAL1  | 41  |
| ADC_VIN_A5    | 128              | JTG_TCK/SWCLK | 46  | PC_10      | 162 | TWIO_SCL   | 42  |
| ADC_VIN_A6    | 129              | JTG_TDI       | 45  | PC_11      | 163 | TWIO_SDA   | 43  |
| ADC_VIN_A7    | 130              | JTG_TDO/SWO   | 47  | PC_12      | 167 | VDD_ANA0   | 83  |
| ADC_VIN_B0    | 115              | JTG_TMS/SWDIO | 48  | PC_13      | 168 | VDD_ANA1   | 91  |
| ADC_VIN_B1    | 116              | JTG_TRST      | 49  | PC_14      | 169 | VDD_COMP   | 133 |
| ADC_VIN_B2    | 117              | PA_00         | 66  | PC_15      | 170 | VDD_EXT    | 7   |
| ADC_VIN_B3    | 118              | PA_01         | 67  | PD_00      | 1   | VDD_EXT    | 12  |
| ADC_VIN_B4    | 119              | PA_02         | 68  | PD_01      | 2   | VDD_EXT    | 17  |
| ADC_VIN_B5    | 120              | PA_03         | 69  | PE_00      | 5   | VDD_EXT    | 22  |
| ADC_VIN_B6    | 121              | PA_04         | 71  | PE_01      | 6   | VDD_EXT    | 34  |
| ADC_VIN_B7    | 122              | PA_05         | 72  | PE_02      | 10  | VDD_EXT    | 35  |
| ADC_VIN_C0    | 114              | PA_06         | 73  | PE_03      | 11  | VDD_EXT    | 38  |
| ADC_VIN_C1    | 113              | PA_07         | 74  | PE_04      | 15  | VDD_EXT    | 56  |
| ADC_VIN_C2    | 112              | PA_08         | 76  | PE_05      | 16  | VDD_EXT    | 63  |
| ADC_VIN_C3    | 111              | PA_09         | 77  | PE_06      | 20  | VDD_EXT    | 70  |
| ADC_VIN_C4    | 110              | PA_10         | 78  | PE_07      | 21  | VDD_EXT    | 75  |
| ADC_VIN_C5    | 109              | PA_11         | 79  | PE_08      | 50  | VDD_EXT    | 82  |
| ADC_VIN_C6    | 108              | PA_12         | 80  | PE_09      | 51  | VDD_EXT    | 137 |
| ADC_VIN_C7    | 107              | PA_13         | 81  | PE_10      | 52  | VDD_EXT    | 139 |
| ADC_VIN_D0    | 102              | PB_00         | 3   | PE_11      | 53  | VDD_EXT    | 140 |
| ADC_VIN_D1    | 101              | PB_01         | 4   | PE_12      | 59  | VDD_EXT    | 142 |
| ADC_VIN_D2    | 100              | PB_02         | 8   | PE_13      | 60  | VDD_EXT    | 143 |
| ADC_VIN_D3    | 99               | PB_03         | 9   | PE_14      | 61  | VDD_EXT    | 150 |
| ADC_VIN_D4    | 98               | PB_04         | 13  | PE_15      | 62  | VDD_EXT    | 159 |
| ADC_VIN_D5    | 97               | PB_05         | 14  | PF_00      | 148 | VDD_EXT    | 166 |
| ADC_VIN_D6    | 96               | PB_06         | 18  | PF_01      | 149 | VDD_EXT    | 173 |
| BYP_A0        | 85               | PB_07         | 19  | PF_02      | 155 | VDD_INT    | 26  |
| BYP_A1        | 90               | PB_08         | 28  | PF_03      | 156 | VDD_INT    | 27  |
| BYP_D0        | 138              | PB_09         | 29  | PF_04      | 164 | VDD_INT    | 32  |
| COMP_OUT_A    | 134              | PB_10         | 30  | PF_05      | 165 | VDD_INT    | 33  |
| COMP_OUT_B    | 135              | PB_11         | 31  | PF_06      | 171 | VDD_INT    | 64  |
| COMP_OUT_C    | 136              | PB_12         | 54  | PF_07      | 172 | VDD_INT    | 65  |
| DAC0_VOUT     | 86               | PB_13         | 55  | PF_08      | 174 | VDD_INT    | 157 |
| GND           | 44               | PB_14         | 57  | REFCAP0    | 93  | VDD_INT    | 158 |
| GND           | 177 <sup>1</sup> | PB_15         | 58  | REFCAP1    | 104 | VREF0      | 94  |
| GND_ANA0      | 84               | PC_00         | 144 | SYS_BMODE0 | 176 | VREF1      | 105 |
| GND_ANA1      | 89               | PC_01         | 145 | SYS_CLKIN0 | 36  | VREG_BASE  | 39  |
| GND_ANA2      | 131              | PC_02         | 146 | SYS_CLKIN1 | 40  |            |     |
| GND_ANA3      | 88               | PC_03         | 147 | SYS_CLKOUT | 175 |            |     |
| GND_ANA4_COMP | 132              | PC_04         | 151 | SYS_FAULT  | 24  |            |     |

<sup>1</sup> Pin no. 177 is the GND supply (see Figure 69) for the processor; this pad must connect to GND.

Figure 68 shows the top view of the 176-lead LQFP lead configuration and Figure 69 shows the bottom view of the 176-lead LQFP lead configuration.




Figure 68. 176-Lead LQFP Lead Configuration (Top View)




Figure 69. 176-Lead LQFP Lead Configuration (Bottom View)

## ADSP-CM41xF 210-BALL BGA BALL ASSIGNMENTS

ADSP-CM41xF 210-Ball BGA Ball Assignments (Numerical by Ball Number) lists the 210-ball BGA package by ball number.

ADSP-CM41xF 210-Ball BGA Ball Assignments (Alphabetical by Pin Name) lists the 210-ball BGA package by pin name.

## ADSP-CM41XF 210-BALL BGA BALL ASSIGNMENTS (NUMERICAL BY BALL NUMBER)

| Ball No. | Pin Name       | Ball No. | Pin Name   | Ball No. | Pin Name          | Ball No. | Pin Name        |
|----------|----------------|----------|------------|----------|-------------------|----------|-----------------|
| A01      | GND            | C06      | PC_12      | G18      | ADC_VIN_B5        | L12      | GND_ANA         |
| A02      | SYS_BMODE0     | C07      | PC_11      | H01      | PB_07             | L16      | REFCAP1         |
| A03      | SYS_CLKOUT     | C08      | PC_09      | H02      | PB_06             | L17      | ADC_VIN_C0      |
| A04      | PF_06          | C09      | PC_07      | H03      | VDD_EXT           | L18      | ADC_VIN_C2      |
| A05      | PC_14          | C10      | PC_05      | H07      | GND               | M01      | PB_10           |
| A06      | PF_04          | C11      | PC_02      | H08      | GND               | M02      | PB_11           |
| A07      | PC_08          | C12      | VDD_EXT    | H09      | GND               | M03      | VDD_EXT         |
| A08      | PF_03          | C13      | GND_ANA    | H11      | GND_ANA           | M16      | GND_REFCAP1     |
| A09      | PC_04          | C14      | VDD_EXT    | H12      | GND_ANA           | M17      | ADC_VIN_C4      |
| A10      | PF_00          | C15      | VDD_COMP   | H16      | GND_VREF1         | M18      | ADC_VIN_C3      |
| A11      | PC_00          | C16      | GND_ANA    | H17      | ADC_VIN_B4        | N01      | SYS_CLKIN0      |
| A12      | PC_01          | C17      | ADC_VIN_A7 | H18      | ADC_VIN_B3        | N02      | TWIO_SCL        |
| A13      | DNC            | C18      | ADC_VIN_A4 | J01      | PE_06             | N03      | VREG_BASE       |
| A14      | GND_ANA        | D01      | PB_02      | J02      | PE_07             | N16      | DNC             |
| A15      | COMP_OUT_C     | D02      | PB_03      | J03      | VDD_INT           | N17      | ADC_VIN_C5      |
| A16      | COMP_OUT_B     | D03      | PF_07      | J07      | GND               | N18      | ADC_VIN_C6      |
| A17      | DNC            | D07      | VDD_INT    | J08      | GND               | P01      | SYS_XTAL0       |
| A18      | GND_ANA        | D08      | VDD_EXT    | J09      | GND               | P02      | TWIO_SDA        |
| B01      | PD_01          | D09      | VDD_EXT    | J11      | GND_ANA           | P03      | JTG_TCK/SWCLK   |
| B02      | GND            | D10      | VDD_EXT    | J12      | GND_ANA           | P16      | VREF0           |
| B03      | PF_08          | D11      | VDD_EXT    | J16      | VREF1             | P17      | ADC_VIN_D2      |
| B04      | PC_15          | D16      | BYP_A2     | J17      | ADC_VIN_B0        | P18      | ADC_VIN_C7      |
| B05      | PC_13          | D17      | ADC_VIN_A6 | J18      | ADC_VIN_B2        | R01      | SYS_CLKIN1      |
| B06      | PF_05          | D18      | ADC_VIN_A3 | K01      | <u>SYS_FAULT</u>  | R02      | <u>JTG_TDI</u>  |
| B07      | PC_10          | E01      | PB_05      | K02      | <u>SYS_HWRST</u>  | R03      | <u>JTG_TRST</u> |
| B08      | PF_02          | E02      | PE_00      | K03      | VDD_INT           | R07      | VDD_INT         |
| B09      | PC_06          | E03      | PD_00      | K07      | GND               | R08      | VDD_EXT         |
| B10      | PF_01          | E16      | GND_VREF2  | K08      | GND               | R09      | VDD_EXT         |
| B11      | PC_03          | E17      | ADC_VIN_A2 | K09      | GND               | R10      | VDD_EXT         |
| B12      | <u>SYS_NMI</u> | E18      | ADC_VIN_A1 | K11      | GND_ANA           | R11      | VDD_EXT         |
| B13      | DNC            | F01      | PB_04      | K12      | GND_ANA           | R16      | GND_VREF0       |
| B14      | GND_ANA        | F02      | PE_03      | K16      | DNC               | R17      | ADC_VIN_D3      |
| B15      | BYP_D0         | F03      | PE_01      | K17      | ADC_VIN_C1        | R18      | ADC_VIN_D0      |
| B16      | COMP_OUT_A     | F16      | VREF2      | K18      | ADC_VIN_B1        | T01      | SYS_XTAL1       |
| B17      | GND_ANA        | F17      | ADC_VIN_A0 | L01      | PB_08             | T02      | JTG_TMS/SWDIO   |
| B18      | ADC_VIN_A5     | F18      | ADC_VIN_B6 | L02      | PB_09             | T03      | GND             |
| C01      | PB_01          | G01      | PE_05      | L03      | <u>SYS_RESOUT</u> | T04      | GND             |
| C02      | PB_00          | G02      | PE_04      | L07      | GND               | T05      | VDD_EXT         |
| C03      | GND            | G03      | PE_02      | L08      | GND               | T06      | PE_13           |
| C04      | VDD_INT        | G16      | DNC        | L09      | GND               | T07      | PA_00           |
| C05      | VDD_EXT        | G17      | ADC_VIN_B7 | L11      | GND_ANA           | T08      | PA_01           |

| Ball No. | Pin Name    |
|----------|-------------|
| T09      | PA_05       |
| T10      | PA_09       |
| T11      | PA_13       |
| T12      | DNC         |
| T13      | GND_ANA     |
| T14      | VDD_ANA0    |
| T15      | VDD_ANA1    |
| T16      | GND_ANA     |
| T17      | ADC_VIN_D4  |
| T18      | ADC_VIN_D1  |
| U01      | JTG_TDO/SWO |
| U02      | GND         |
| U03      | PE_09       |
| U04      | PE_11       |
| U05      | PB_13       |
| U06      | PE_12       |
| U07      | PE_15       |
| U08      | PA_03       |
| U09      | PA_07       |
| U10      | PA_06       |
| U11      | PA_10       |
| U12      | DNC         |
| U13      | GND_ANA     |
| U14      | REFCAPO     |
| U15      | GND_REFCAPO |
| U16      | GND_ANA     |
| U17      | ADC_VIN_D6  |
| U18      | ADC_VIN_D5  |
| V01      | GND         |
| V02      | PE_08       |
| V03      | PE_10       |
| V04      | PB_12       |
| V05      | PB_14       |
| V06      | PB_15       |
| V07      | PE_14       |
| V08      | PA_02       |
| V09      | PA_04       |
| V10      | PA_08       |
| V11      | PA_11       |
| V12      | PA_12       |
| V13      | GND_ANA     |
| V14      | BYP_A0      |
| V15      | DAC0_VOUT   |
| V16      | BYP_A1      |
| V17      | GND_ANA     |
| V18      | GND_ANA     |

**ADSP-CM41XF 210-BALL BGA BALL ASSIGNMENTS (ALPHABETICAL BY PIN NAME)**

| <b>Pin Name</b> | <b>Ball No.</b> | <b>Pin Name</b> | <b>Ball No.</b> | <b>Pin Name</b> | <b>Ball No.</b> | <b>Pin Name</b> | <b>Ball No.</b> |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| ADC_VIN_A0      | F17             | DNC             | U12             | JTG_TCK/SWCLK   | P03             | PC_11           | C07             |
| ADC_VIN_A1      | E18             | GND             | A01             | JTG_TDI         | R02             | PC_12           | C06             |
| ADC_VIN_A2      | E17             | GND             | B02             | JTG_TDO/SWO     | U01             | PC_13           | B05             |
| ADC_VIN_A3      | D18             | GND             | C03             | JTG_TMS/SWDIO   | T02             | PC_14           | A05             |
| ADC_VIN_A4      | C18             | GND             | H07             | JTG_TRST        | R03             | PC_15           | B04             |
| ADC_VIN_A5      | B18             | GND             | H08             | PA_00           | T07             | PD_00           | E03             |
| ADC_VIN_A6      | D17             | GND             | H09             | PA_01           | T08             | PD_01           | B01             |
| ADC_VIN_A7      | C17             | GND             | J07             | PA_02           | V08             | PE_00           | E02             |
| ADC_VIN_B0      | J17             | GND             | J08             | PA_03           | U08             | PE_01           | F03             |
| ADC_VIN_B1      | K18             | GND             | J09             | PA_04           | V09             | PE_02           | G03             |
| ADC_VIN_B2      | J18             | GND             | K07             | PA_05           | T09             | PE_03           | F02             |
| ADC_VIN_B3      | H18             | GND             | K08             | PA_06           | U10             | PE_04           | G02             |
| ADC_VIN_B4      | H17             | GND             | K09             | PA_07           | U09             | PE_05           | G01             |
| ADC_VIN_B5      | G18             | GND             | L07             | PA_08           | V10             | PE_06           | J01             |
| ADC_VIN_B6      | F18             | GND             | L08             | PA_09           | T10             | PE_07           | J02             |
| ADC_VIN_B7      | G17             | GND             | L09             | PA_10           | U11             | PE_08           | V02             |
| ADC_VIN_C0      | L17             | GND             | T03             | PA_11           | V11             | PE_09           | U03             |
| ADC_VIN_C1      | K17             | GND             | T04             | PA_12           | V12             | PE_10           | V03             |
| ADC_VIN_C2      | L18             | GND             | U02             | PA_13           | T11             | PE_11           | U04             |
| ADC_VIN_C3      | M18             | GND             | V01             | PB_00           | C02             | PE_12           | U06             |
| ADC_VIN_C4      | M17             | GND_ANA         | A14             | PB_01           | C01             | PE_13           | T06             |
| ADC_VIN_C5      | N17             | GND_ANA         | A18             | PB_02           | D01             | PE_14           | V07             |
| ADC_VIN_C6      | N18             | GND_ANA         | B14             | PB_03           | D02             | PE_15           | U07             |
| ADC_VIN_C7      | P18             | GND_ANA         | B17             | PB_04           | F01             | PF_00           | A10             |
| ADC_VIN_D0      | R18             | GND_ANA         | C13             | PB_05           | E01             | PF_01           | B10             |
| ADC_VIN_D1      | T18             | GND_ANA         | C16             | PB_06           | H02             | PF_02           | B08             |
| ADC_VIN_D2      | P17             | GND_ANA         | H11             | PB_07           | H01             | PF_03           | A08             |
| ADC_VIN_D3      | R17             | GND_ANA         | H12             | PB_08           | L01             | PF_04           | A06             |
| ADC_VIN_D4      | T17             | GND_ANA         | J11             | PB_09           | L02             | PF_05           | B06             |
| ADC_VIN_D5      | U18             | GND_ANA         | J12             | PB_10           | M01             | PF_06           | A04             |
| ADC_VIN_D6      | U17             | GND_ANA         | K11             | PB_11           | M02             | PF_07           | D03             |
| BYP_A0          | V14             | GND_ANA         | K12             | PB_12           | V04             | PF_08           | B03             |
| BYP_A1          | V16             | GND_ANA         | L11             | PB_13           | U05             | REFCAPO         | U14             |
| BYP_A2          | D16             | GND_ANA         | L12             | PB_14           | V05             | REFCAP1         | L16             |
| BYP_D0          | B15             | GND_ANA         | T13             | PB_15           | V06             | SYS_BMODE0      | A02             |
| COMP_OUT_A      | B16             | GND_ANA         | T16             | PC_00           | A11             | SYS_CLKIN0      | N01             |
| COMP_OUT_B      | A16             | GND_ANA         | U13             | PC_01           | A12             | SYS_CLKIN1      | R01             |
| COMP_OUT_C      | A15             | GND_ANA         | U16             | PC_02           | C11             | SYS_CLKOUT      | A03             |
| DAC0_VOUT       | V15             | GND_ANA         | V13             | PC_03           | B11             | SYS_FAULT       | K01             |
| DNC             | A13             | GND_ANA         | V17             | PC_04           | A09             | SYS_HWRST       | K02             |
| DNC             | A17             | GND_ANA         | V18             | PC_05           | C10             | SYS_NMI         | B12             |
| DNC             | B13             | GND_REFCAP0     | U15             | PC_06           | B09             | SYS_RESOUT      | L03             |
| DNC             | G16             | GND_REFCAP1     | M16             | PC_07           | C09             | SYS_XTAL0       | P01             |
| DNC             | K16             | GND_VREF0       | R16             | PC_08           | A07             | SYS_XTAL1       | T01             |
| DNC             | N16             | GND_VREF1       | H16             | PC_09           | C08             | TW10_SCL        | N02             |
| DNC             | T12             | GND_VREF2       | E16             | PC_10           | B07             | TW10_SDA        | P02             |

| Pin Name  | Ball No. |
|-----------|----------|
| VDD_ANA0  | T14      |
| VDD_ANA1  | T15      |
| VDD_COMP  | C15      |
| VDD_EXT   | C05      |
| VDD_EXT   | C12      |
| VDD_EXT   | C14      |
| VDD_EXT   | D08      |
| VDD_EXT   | D09      |
| VDD_EXT   | D10      |
| VDD_EXT   | D11      |
| VDD_EXT   | H03      |
| VDD_EXT   | M03      |
| VDD_EXT   | R08      |
| VDD_EXT   | R09      |
| VDD_EXT   | R10      |
| VDD_EXT   | R11      |
| VDD_EXT   | T05      |
| VDD_INT   | C04      |
| VDD_INT   | D07      |
| VDD_INT   | J03      |
| VDD_INT   | K03      |
| VDD_INT   | R07      |
| VREF0     | P16      |
| VREF1     | J16      |
| VREF2     | F16      |
| VREG_BASE | N03      |

Figure 70 shows an overview of signal placement on the 210-ball CSP\_BGA package.





Figure 70. 210-Ball CSP\_BGA Ball Configuration



## OUTLINE DIMENSIONS

Dimensions in [Figure 71](#) (for the 176-lead LQFP) and [Figure 72](#) (for the 210-ball BGA) are shown in millimeters.




COMPLIANT TO JEDEC STANDARDS MS-026-BGA-HD

Figure 71. 176-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP\_EP]<sup>1</sup>  
(SW-176-4)

Dimensions shown in millimeters

<sup>1</sup> For information relating to the SW-176-4 package's exposed pad, see the table endnote in [ADSP-CM41xF 176-Lead LQFP Lead Assignments on Page 104](#).



COMPLIANT TO JEDEC STANDARDS MO-275-KKAB-2

Figure 72. 210-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-210-1)

Dimensions shown in millimeters

**PRE RELEASE PRODUCTS**

| <b>Model</b>       | <b>Temperature Range<sup>1, 2</sup></b> | <b>Package Description</b>                         | <b>Package Option</b> | <b>Processor Instruction Rate (Max)</b> |
|--------------------|---|--|-----------------------|---|
| ADSP-CM417F-SWZENG | NA                                      | 176-Lead Low-profile Quad Flat Package Exposed Pad | SW-176-4              | TBD MHz                                 |
| ADSP-CM419F-BCZENG | NA                                      | 210-Ball Chip Scale Package Ball Grid Array        | BC-210-1              | TBD MHz                                 |

<sup>1</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. See [Operating Conditions on Page 60](#) for the junction temperature (T<sub>J</sub>) specification which is the only temperature specification.

<sup>2</sup> These are pre production parts. See ENG-Grade agreement for details.

