




## Ordering Information

Part Number	Output Voltage	Junction Temperature Range <sup>(1)</sup>	Package	Lead Finish
MIC5166YML	$\frac{1}{2}V_{DDQ}$	-40°C to +125°C	10-Pin 3mm × 3mm MLF <sup>®</sup>	Pb-Free

### Note:

1. MLF<sup>®</sup> is a GREEN RoHS-compliant package. Lead finish is NiPdAu. Mold compound is Halogen Free..

## Pin Configuration



10-Pin 3mm × 3mm MLF<sup>®</sup> (ML)

## Pin Description

Pin Number	Pin Name	Description
1	VREF	Reference Voltage. This output provides an output of the internal reference voltage $V_{DDQ}/2$ . The $V_{REF}$ output is used to provide the reference voltage for the memory chip. Connect a 1.0 $\mu$ F capacitor to ground at this pin. This pin can sink and source 10mA.
2	BIAS	BIAS Supply Voltage. The BIAS supply is the power MOSFET gate drive supply voltage and the supply bus for the IC. The BIAS voltage must be greater than ( $V_{TT} + 2.2V$ ). A 1.0 $\mu$ F ceramic capacitor from the BIAS pin to PGND must be placed next to the IC.
3	AGND	Analog Ground. Internal signal ground for all low-power circuits.
4	VDDQ	Input Supply. VDDQ is connected to an internal precision divider which provides the $V_{REF}$ . Connect a 4.7 $\mu$ F capacitor to ground at this pin.
5	PG	Power Good. This is an open drain output that indicates when the output voltage is within $\pm 10\%$ of the reference voltage. The PG flag is asserted typically with 65 $\mu$ s delay when the enable is set low or when the output goes outside $\pm 10\%$ the window threshold.
6	SNS	Feedback. Input to the error amplifier.
7	EN	Enable. Logic level control of the output. Logic HIGH enables the MIC5166 and a logic LOW shuts down the MIC5166. In the off state, supply current of the device is greatly reduced (typically 0.2 $\mu$ A). The EN pin should not be left open.
8	PGND	Power Ground. Internal ground connection to the source of the internal, low-side drive, N-channel MOSFET.
9	VTT	Power Output. This is the connection to the source of the internal high-side N-channel MOSFET and drain of the low-side N-channel MOSFET. This is a high-frequency, high-power connection, therefore two 10 $\mu$ F output capacitors must be placed as close to the IC as possible.
10	VIN	High-Side N-Channel MOSFET Drain Connection. The $V_{IN}$ operating voltage range is from 0.9V to 3.6V. An input capacitor between the VIN pin and the PGND is required as close to the chip as possible.
EP	ePad	Exposed Pad. Must be connected to a GND plane for best thermal performance.

**Absolute Maximum Ratings<sup>(1)</sup>**

$V_{BIAS}$ .....	-0.3V to 6V
$V_{IN}$ .....	-0.3V to $V_{BIAS}$
$V_{DDQ}$ .....	-0.3V to $V_{IN}$
$V_{TT}$ .....	-0.3V to $V_{IN}$
$V_{EN}$ .....	-0.3V to $V_{BIAS}$
$V_{PG}$ .....	-0.3V to $V_{BIAS}$
PGND to AGND .....	-0.3V to 0.3V
Junction Temperature .....	150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (soldering, 10s).....	260°C
Continuous Power Dissipation ( $T_A = 25^\circ\text{C}$ ) (De-rated 16.4mW/°C above 25°C).....	1.64W
Continuous Power Dissipation ( $T_A = 85^\circ\text{C}$ ) .....	656mW
ESD <sup>(2)</sup> .....	2kV(HBM)

**Operating Ratings<sup>(3)</sup>**

Supply Voltage ( $V_{BIAS}$ ).....	2.5V to 5.5V
Supply Voltage ( $V_{IN}$ ).....	0.9V to 3.6V <sup>(4)</sup>
Supply Voltage ( $V_{DDQ}$ ).....	0.9V to $V_{IN}$ <sup>(5)</sup>
Power Good Voltage ( $V_{PG}$ ).....	0V to $V_{BIAS}$
Enable Input ( $V_{EN}$ ).....	0V to $V_{BIAS}$
Junction Temperature ( $T_J$ ) .....	-40°C ≤ $T_J$ ≤ +125°C
Package Thermal Resistance	
3mm x 3mm MLF <sup>®</sup> -10 ( $\theta_{JC}$ ).....	28.7°C/W
3mm x 3mm MLF <sup>®</sup> -10 ( $\theta_{JA}$ ).....	60.7°C/W

**Electrical Characteristics<sup>(6)</sup>**

$V_{IN} = 1.5\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $V_{DDQ} = 1.5\text{V}$ ,  $T_A = 25^\circ\text{C}$ , unless noted. **Bold** values indicate  $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$ .

Parameter	Condition	Min.	Typ.	Max.	Units
<b>Power Input Supply</b>					
Input Voltage Range ( $V_{IN}$ )		<b>0.9</b>		<b>3.6</b>	V
Undervoltage Lockout Trip Level	$V_{IN}$ Rising	<b>0.625</b>	0.8	<b>0.9</b>	V
UVLO Hysteresis			150		mV
Quiescent Supply Current ( $I_{IN}$ )	$I_{OUT} = 0\text{A}$		0.1	10	μA
Shutdown Current ( $I_{IN}$ )	$V_{EN} = 0\text{V}$		0.1	5	μA
<b>Bias Supply</b>					
Bias Voltage Range ( $V_{BIAS}$ )		<b>2.5</b>		<b>5.5</b>	V
Undervoltage Lockout Trip Level	$V_{BIAS}$ Rising	<b>1.9</b>	2.23	<b>2.33</b>	V
UVLO Hysteresis			70		mV
Quiescent Supply Current ( $I_{BIAS}$ )	$I_{OUT} = 1\text{mA}$		1.6	<b>3</b>	mA
	$I_{OUT} = 1\text{A}$		1.6	<b>3</b>	
Shutdown Current ( $I_{BIAS}$ )	$V_{EN} = 0\text{V}$		0.1	5	μA
<b><math>V_{TT}</math> Output</b>					
$V_{TT}$ Accuracy	Variation from $V_{REF}$ , $I_{OUT} = -3\text{A}$ to $3\text{A}$	<b>-40</b>		<b>40</b>	mV
Load Regulation	$V_{SNS} = 0.75\text{V}$ , $I_{OUT} = 10\text{mA}$ to $+3\text{A}$		1.5	<b>2.1</b>	%
	$V_{SNS} = 0.75\text{V}$ , $I_{OUT} = -10\text{mA}$ to $-3\text{A}$	<b>-1.8</b>	-1.4		
Line Regulation	$V_{IN} = 1.5\text{V}$ to $3.6\text{V}$ , $V_{BIAS} = 5.5\text{V}$ , $I_{OUT} = 100\text{mA}$	<b>-0.05</b>	0.005	<b>0.05</b>	%V
	$V_{IN} = 1.5\text{V}$ , $V_{BIAS} = 2.5\text{V}$ to $5.5\text{V}$ , $I_{OUT} = 100\text{mA}$	<b>-0.1</b>	0.015	<b>0.17</b>	

## Electrical Characteristics<sup>(6)</sup> (Continued)

$V_{IN} = 1.5V$ ,  $V_{BIAS} = 3.3V$ ,  $V_{DDQ} = 1.5V$ ,  $T_A = 25^\circ C$ , unless noted. **Bold** values indicate  $-40^\circ C \leq T_J \leq +125^\circ C$ .


Parameter	Condition	Min.	Typ.	Max.	Units
<b>V<sub>REF</sub> Output</b>					
V <sub>REF</sub> Voltage Accuracy	Variation from ( $V_{DDQ}/2$ ), $I_{REF} = -10mA$ to $10mA$	<b>-1</b>		<b>1</b>	%
<b>Bias Supply Dropout Voltage</b>					
Dropout Voltage ( $V_{BIAS} - V_{TT}$ )	$I_{OUT} = 100mA$		1.15		V
Dropout Voltage ( $V_{BIAS} - V_{TT}$ )	$I_{OUT} = 500mA$		1.25		V
Dropout Voltage ( $V_{BIAS} - V_{TT}$ )	$I_{OUT} = 3.0A$		1.65	<b>2.2</b>	V
<b>Enable Control</b>					
EN Logic High Level	Logic High	<b>1.2</b>			V
EN Logic Low Level	Logic Low			<b>0.2</b>	V
EN Current	$V_{EN} = 0.2V$		1.0		$\mu A$
	$V_{EN} = 1.2V$		6.0		
Start-Up Time	From EN pin going high to $V_{TT}$ 90% of $V_{REF}$		55		$\mu s$
<b>Short-Current Protection</b>					
Sourcing Current Limit	$V_{IN} = 2.7V$ , $V_{TT} = 0V$	<b>3.1</b>	4.9	<b>7.8</b>	A
Sinking Current Limit	$V_{IN} = 2.7V$ , $V_{TT} = V_{IN}$	<b>-3.1</b>	-4.9	<b>-7.8</b>	A
<b>Internal FETs</b>					
Top-MOSFET $R_{DS(ON)}$	Source, $I_{OUT} = 3A$ ( $V_{TT}$ to PGND)		130	<b>190</b>	$m\Omega$
Bottom-MOSFET $R_{DS(ON)}$	Sink, $I_{OUT} = -3A$ ( $V_{IN}$ to $V_{TT}$ )		130	<b>190</b>	$m\Omega$
<b>Power Good (PG)</b>					
PG Window	Threshold % of $V_{TT}$ from $V_{REF}$	$\geq 90$		$\leq 110$	%
Hysteresis			2		%
PG Output Low Voltage	$I_{PG} = 4mA$ (sinking)		430		mV
PG Leakage Current	$V_{PG} = 5.5V$ , $V_{SNS} = V_{REF}$			<b>1.0</b>	$\mu A$
<b>Thermal Protection</b>					
Over-Temperature Shutdown	$T_J$ Rising		150		$^\circ C$
Over-Temperature Shutdown Hysteresis			10		$^\circ C$

### Notes:


- Exceeding the absolute maximum rating may damage the device.
- Devices are ESD sensitive. Handling precautions recommended. Human body model,  $1.5k\Omega$  in series with  $100pF$ .
- The device is not guaranteed to function outside its operating rating.
- If  $V_{BIAS} \leq 3.6V$ , then  $V_{IN(MAX)} = V_{BIAS}$ .
- If  $V_{BIAS} \leq 4V$ , then  $V_{DDQ(MAX)} = 2 \times (V_{BIAS} - 2.2V)$ . If  $V_{BIAS} > 4V$ , then  $V_{DDQ(MAX)} = 3.6V$ .
- Specification for packaged product only.

# Typical Characteristics


**V<sub>IN</sub> Operating Supply Current vs. Input Voltage**




**V<sub>IN</sub> Shutdown Current vs. Input Voltage**




**V<sub>REF</sub>/V<sub>DDQ</sub> Tracking Ratio vs. V<sub>DDQ</sub> Voltage**




**V<sub>BIAS</sub> Operating Supply Current vs. BIAS Voltage**




**V<sub>BIAS</sub> Shutdown Current vs. BIAS Voltage**




**V<sub>REF</sub>/V<sub>DDQ</sub> Tracking Ratio vs. BIAS Voltage**




**Enable Threshold vs. Input Voltage**



**Enable Pin Current vs. Input Voltage**




**Power Good Window/V<sub>TT</sub> Ratio vs. Input Voltage**




# Typical Characteristics (Continued)


**Top MOSFET On-Resistance vs. Input Voltage**




**Bottom MOSFET On-Resistance vs. Input Voltage**




**Current Limit vs. Input Voltage**




**Load Regulation vs. Input Voltage**




**VREF-VTT vs. I\_Load**




**VTT vs. I\_Load**




**VREF/VDDQ vs. I\_Load**












**VTT/VDDQ vs. I\_Load**



**VIN Operating Supply Current vs. Temperature**




## Typical Characteristics (Continued)




## Typical Characteristics (Continued)

**Top MOSFET On-Resistance vs. Temperature**




**Bottom MOSFET On-Resistance vs. Temperature**






## Functional Characteristics


**EN Turn-On**




**EN Turn-Off**




**$V_{IN}$  Turn-On (UVLO)**




**$V_{IN}$  Turn-Off (UVLO)**



**$V_{BIAS}$  Turn-On (UVLO)**




**$V_{BIAS}$  Turn-Off (UVLO)**




### Functional Characteristics (Continued)

Load Transient ( $\pm 3A$ )



Line Transient



# Functional Diagram




Figure 1. MIC5166 Block Diagram

## Application Information

DDR memory requires two power supplies, one for the memory chip, referred to as  $V_{DDQ}$  and the other for a termination supply  $V_{TT}$ , which is one-half  $V_{DDQ}$ . With memory speeds in excess of 300MHz, the memory system bus must be treated as a transmission line. To maintain good signal integrity the memory bus must be terminated to minimize signal reflections. Figure 2 shows the simplified termination circuit. Each control, address and data lines have these termination resistors  $R_S$  and  $R_T$  connected to them.




Figure 2. DDR Memory Termination Circuit

Bus termination provides a means to increase signaling speed while maintaining good signal integrity. The termination network consists of a series resistor ( $R_S$ ) and a terminating resistor ( $R_T$ ). Values of  $R_S$  range between  $10\Omega$  to  $30\Omega$  with a typical of  $22\Omega$ , while  $R_T$  ranges from  $22\Omega$  to  $28\Omega$  with a typical value of  $25\Omega$ .  $V_{REF}$  must maintain half  $V_{DDQ}$  with a  $\pm 1\%$  tolerance, while  $V_{TT}$  will dynamically sink and source current to maintain a termination voltage of  $\pm 40mV$  from the  $V_{REF}$  line under all conditions. This method of bus termination reduces common-mode noise, settling time, voltage swings, EMI/RFI and improves slew rates.

$V_{DDQ}$  powers all the memory ICs, memory drivers and receivers for all the memory bits in the DDR memory system. The MIC5166 regulates  $V_{TT}$  to  $V_{DDQ}/2$  during sourcing or sinking current.

The memory bits are not usually all at a logic high or logic low at the same time so the  $V_{TT}$  supply is usually not sinking or sourcing  $-3A$  or  $+3A$  current continuously.

### $V_{TT}$

$V_{TT}$  is regulated to  $V_{REF}$ . Due to high-speed signaling, the load current seen by  $V_{TT}$  is constantly changing. To maintain adequate transient response, two  $10\mu F$  ceramic capacitors are required. The proper placement of ceramic capacitors is important to reduce both ESR and ESL such that high-current and high-speed transients do not exceed the dynamic voltage tolerance requirement of  $V_{TT}$ . The ceramic capacitors provide current during the fast edges of the bus transition. Using several smaller ceramic capacitors distributed near the termination resistors is important to reduce the effects of PCB trace inductance.

### $V_{DDQ}$

The  $V_{DDQ}$  input on the MIC5166 is used to create the internal reference voltage for  $V_{TT}$ . The reference voltage is generated from an internal resistor divider network of two  $500k\Omega$  resistors, generating a reference voltage  $V_{REF}$  that is  $V_{DDQ}/2$ . The  $V_{DDQ}$  input should be Kelvin connected as close as possible to the memory supply voltage.

Since the reference is simply  $V_{DDQ}/2$ , any perturbations on  $V_{DDQ}$  will also appear at half the amplitude on the reference. For this reason a  $4.7\mu F$  ceramic capacitor is required on the  $V_{DDQ}$  supply. This will aid performance by improving the source impedance over a wide frequency range.

### Sense

The sense (SNS) pin provides the path for the error amplifier to regulate  $V_{TT}$ . The SNS input must also be Kelvin connected to the  $V_{TT}$  bypass capacitors. If the SNS input is connected too close to the MIC5166, the IR drop of the PCB trace can cause the  $V_{TT}$  voltage at the memory chip to be too low. Placing the MIC5166 as close as possible to the DDR memory will improve the load regulation performance.

### Enable

The MIC5166 features an active-high enable input (EN) that allows on-off control of the regulator. The current through the device reduces to near “zero” when the device is shutdown, with only  $<0.2\mu A$  of leakage current. The EN input may be directly tied to  $V_{BIAS}$ . The active high enable pin uses CMOS technology and the enable pin cannot be left floating; a floating enable pin may cause an indeterminate state on the output.

## Power Good (PG)

The power-good (PG) output provides an under and over voltage fault flag for the  $V_{TT}$  output. The PG output remains high as long as  $V_{TT}$  is within  $\pm 10\%$  range of  $V_{REF}$  and goes low if the output moves beyond this range.




Figure 3. Power Good Threshold

The PG has an open-drain output. A pull-up resistor must be connected to  $V_{BIAS}$ ,  $V_{IN}$  or an external source. The external source voltage must not exceed the maximum rating of the pin. The PG pin can be connected to another regulator's enable pin for sequencing of the outputs.

## $V_{BIAS}$ Requirement

A  $1\mu\text{F}$  ceramic input capacitor is required on  $V_{BIAS}$  pin. To achieve the ultra-fast transient response, the MIC5166 uses an all N-channel power output stage as shown in the Functional Diagram. The high-side N-channel MOSFET requires the  $V_{BIAS}$  voltage to be 2.2V higher than the  $V_{TT}$  to be able to fully enhance the high-side MOSFET.

## $V_{IN}$ Requirement

$V_{IN}$  is used to supply the rail voltage for the high-side N-channel power output stage. It is normally connected to  $V_{DDQ}$ , but it can be connected to a lower voltage to reduce power dissipation. In this case, the input voltage must be higher than the  $V_{TT}$  voltage to ensure that the output stage is not operating in dropout.

## Component Selection

### Input Capacitor

A  $10\mu\text{F}$  ceramic input capacitor is all that is required for most applications if it is close to a bulk capacitance.

The input capacitor must be placed on the same side of the board and next to the MIC5166 to minimize the dropout voltage and voltage ringing during transient and short circuit conditions. It is also recommended that each capacitor to be connected to the PGND directly, not through vias. X7R or X5R dielectric ceramic capacitors are recommended because of their temperature performance. X7R-type capacitors change capacitance by 15% over their operating temperature range and are the most stable type of ceramic capacitors. Z5U and Y5V dielectric capacitors change value by as much as 50% and 60% respectively over their operating temperature ranges. To use a ceramic chip capacitor with Y5V dielectric, the value must be much higher than an X7R ceramic.

### Output Capacitor

As part of the frequency compensation, the MIC5166 requires two  $10\mu\text{F}$  ceramic output capacitors for best transient performance. To improve transient response, any other type of capacitor can be placed in parallel as long as the two  $10\mu\text{F}$  ceramic output capacitors are placed next to the MIC5166.

The output capacitor type and placement criteria are the same as the input capacitor. See the input capacitor section for a detailed description.

### Thermal Considerations

The MIC5166 is packaged in the 3mm x 3mm MLF<sup>®</sup>, a package that has excellent thermal performance. This maximizes heat transfer from the junction to the exposed pad (ePad) which connects to the ground plane. The size of the ground plane attached to the exposed pad determines the overall thermal resistance from the junction to the ambient air surrounding the printed circuit board.

### Thermal Design

The most complicated design parameters to consider are thermal characteristics. Thermal design requires the following application-specific parameters:

- Maximum ambient temperature ( $T_A$ )
- Output current ( $I_{OUT}$ )
- Output voltage ( $V_{OUT}$ )
- Input voltage ( $V_{IN}$ )
- Ground current ( $I_{GND}$ )

First, calculate the power dissipation of the regulator from these numbers and the device parameters from this datasheet.

$$P_D = (V_{IN} - V_{TT}) \times I_{OUT} + (V_{BIAS} \times I_{GND}) \quad \text{Eq. 1}$$

where the ground current is approximated by using numbers from the “Electrical Characteristics” or “Typical Characteristics.”

For example, given an expected maximum ambient temperature ( $T_A$ ) of 70°C with  $V_{IN} = 1.2V$ ,  $V_{BIAS} = 3.3V$ ,  $V_{TT} = 0.9V$ , and  $I_{OUT} = 3A$ , first calculate the expected  $P_D$  using Equation 1:

$$\begin{aligned} P_D &= (1.2V - 0.9V) \times 3A + 3.3V \times 0.0016A \\ &= 0.90528W \end{aligned} \quad \text{Eq. 2}$$

Next, determine the junction temperature for the expected power dissipation above using the thermal resistance ( $\theta_{JA}$ ) of the 10-pin 3mm × 3mm MLF<sup>®</sup> (YML) adhering to the following criteria for the PCB design (1oz. copper and 100mm<sup>2</sup> copper area for the MIC5166):

$$\begin{aligned} T_J &= (\theta_{JA} \times P_D) + T_A = (60.7^\circ\text{C/W} \times 0.90528W) + 70^\circ\text{C} \\ &= 124.95^\circ\text{C} \end{aligned} \quad \text{Eq. 3}$$

To determine the maximum power dissipation allowed that would not exceed the IC’s maximum junction temperature (125°C) when operating at a maximum ambient temperature of 70°C:

$$\begin{aligned} P_{D(\text{MAX})} &= (T_{J(\text{MAX})} - T_A) / \theta_{JA} = (125^\circ\text{C} - 70^\circ\text{C}) / (60.7^\circ\text{C/W}) \\ &= 0.9061W \end{aligned} \quad \text{Eq. 4}$$

### Thermal Measurements



It is always wise to measure the IC’s case temperature to make sure that it is within its operating limits. Although this might seem like a very elementary task, it is very easy to get erroneous results. The most common mistake is to use the standard thermocouple that comes with the thermal voltage meter. This thermocouple wire gauge is large, typically 22 gauge, and behaves like a heatsink, resulting in a lower case measurement.

There are two suggested methods for measuring the IC case temperature: a thermocouple or an infrared thermometer. If a thermocouple is used, it must be constructed of 36 gauge wire or higher to minimize the wire heatsinking effect. In addition, the thermocouple tip must be covered in either thermal grease or thermal glue to make sure that the thermocouple junction is making good contact to the case of the IC. This thermocouple from Omega (5SC-TT-K-36-36) is adequate for most applications.

To avoid this messy thermocouple grease or glue, an infrared thermometer is recommended. Most infrared thermometers’ spot size is too large for an accurate reading on small form factor ICs. However, an IR thermometer from Optris has a 1mm spot size, which makes it ideal for the 3mm x 3mm MLF<sup>®</sup> package.



### Sequencing

The following diagrams illustrate methods for connecting MIC5166's to achieve sequencing requirements:



Time (4ms/div)

Figure 6. Turn-On Sequence with Soft-Start (RC = 3.3nF)



Time (4ms/div)

Figure 7. Turn-On Sequence with No Soft-Start (RC = Open)

## PCB Layout Guidelines

### **Warning!!! To minimize EMI and output noise, follow these layout recommendations**

PCB Layout is critical to achieve reliable, stable and efficient performance. A ground plane is required to control EMI and minimize the inductance in power, signal and return paths.

The following guidelines should be followed to insure proper operation of the MIC5166 converter.

#### **IC**

- The 10 $\mu$ F ceramic capacitor, which is connected to the VIN pin, must be located right at the IC. The VDDQ pin is very noise sensitive and placement of the capacitor is very critical. Use wide traces to connect to the VDDQ and AGND pins.
- The signal ground pin (AGND) must be connected directly to the ground planes. Do not route the AGND pin to the PGND Pad on the top layer.
- Place the IC close to the point-of-load (POL).
- Use wide traces to route the input and output power lines.
- Signal and power grounds should be kept separate and connected at only one location.

#### **Input Capacitor**

- A 10 $\mu$ F X5R or X7R dielectric ceramic capacitor is recommended on each of the VIN pins for bypassing.
- Place the input capacitors on the same side of the board and as close to the IC as possible.
- Keep both the VIN pin and PGND connections short.
- Place several vias to the ground plane close to the input capacitor ground terminal.
- Use either X7R or X5R dielectric input capacitors. Do not use Y5V or Z5U type capacitors.
- Do not replace the ceramic input capacitor with any other type of capacitor. Any type of capacitor can be placed in parallel with the input capacitor.
- If a Tantalum input capacitor is placed in parallel with the input capacitor, it must be recommended for switching regulator applications and the operating voltage must be derated by 50%.
- In "Hot-Plug" applications, a Tantalum or Electrolytic bypass capacitor must be used to limit the over-voltage spike seen on the input supply with power is suddenly applied.

#### **Output Capacitor**

- Use a wide trace to connect the output capacitor ground terminal to the input capacitor ground terminal.
- Phase margin will change as the output capacitor value and ESR changes. Contact the factory if the output capacitor is different from what is shown in the BOM.
- The feedback divider network must be placed close to the IC with the bottom of R2 connected to AGND.
- The feedback trace should be separate from the power trace and connected as close as possible to the output capacitor. Sensing a long high current load trace can degrade the DC load regulation.







**Bill of Materials**

Item	Part Number	Manufacturer	Description	Qty.
C1, C2, C19	08056D226MAT	AVX <sup>(3)</sup>	22 $\mu$ F, 6.3V, ceramic capacitor, X5R, 0805	3
	C2012X5R0J226K	TDK <sup>(2)</sup>		
	GRM21BR60J226ME39L	Murata <sup>(1)</sup>		
C3	08056D225KAT2A	AVX <sup>(3)</sup>	2.2 $\mu$ F, 6.3V, ceramic capacitor, X5R, 0805	1
	C2012X5R0J225K	TDK <sup>(2)</sup>		
	GRM21BR60J225KA01L	Murata <sup>(1)</sup>		
C4, C6, C12	06035C102KAT	AVX <sup>(3)</sup>	1nF, 50V, ceramic capacitor, X7R, 0603	3
	C1608X7R1H102K	TDK <sup>(2)</sup>		
	GRM188R71H102KA01D	Murata <sup>(1)</sup>		
C7	06035A390JAT2A	AVX <sup>(3)</sup>	39pF, 50V, ceramic capacitor, NPO, 0603	1
	C1608C0G1H390J	TDK <sup>(2)</sup>		
	GRM1885C1H390JA01D	Murata <sup>(1)</sup>		
C8	06035A391JAT2A	AVX <sup>(3)</sup>	390pF, 50V, ceramic capacitor, NPO, 0603	1
	C1608C0G1H391J	TDK <sup>(2)</sup>		
	GRM188R71H391KA01D	Murata <sup>(1)</sup>		
C9	06035A101JAT2A	AVX <sup>(3)</sup>	100pF, 50V, ceramic capacitor, NPO, 0603	1
	C1608C0G1H101J	TDK <sup>(2)</sup>		
	GRM1885C1H101JA01D	Murata <sup>(1)</sup>		
C10, C11	12066D476MAT2A	AVX <sup>(3)</sup>	47 $\mu$ F, 6.3V, ceramic capacitor, X5R, 1206	2
	C3216X5R0J476M	TDK <sup>(2)</sup>		
	GRM31CR60J476ME19L	Murata <sup>(1)</sup>		
C14	12106D107MAT2A	AVX <sup>(3)</sup>	100 $\mu$ F, 6.3V, ceramic capacitor, X5R, 1210	1
	C3225X5R0J107M	TDK <sup>(2)</sup>		
	GRM32ER60J107ME20L	Murata <sup>(1)</sup>		
C15, C20, C24	06036D106MAT	AVX <sup>(3)</sup>	10 $\mu$ F, 6.3V, ceramic capacitor, X5R, 0603	3
	FP3-1R0-R	TDK <sup>(2)</sup>		
	GRM188R60J106ME47D	Murata <sup>(1)</sup>		
C16, C18, C21, C23	06036D105KAT2A	AVX <sup>(3)</sup>	1 $\mu$ F, 6.3V, ceramic capacitor, X5R, 0603	4
	C1608X5R0J105K	TDK <sup>(2)</sup>		
	GRM188R60J105KA01D	Murata <sup>(1)</sup>		
C17	06036D475KAT2A	AVX <sup>(3)</sup>	4.7 $\mu$ F, 6.3V, ceramic capacitor, X5R, 0603	1
	C1608X5R0J475M	TDK <sup>(2)</sup>		
	C1608X5R0J475M	Murata <sup>(1)</sup>		


**Bill of Materials (Continued)**

Item	Part Number	Manufacturer	Description	Qty.
C5			N.U. 0603 ceramic capacitor	1
C22	06035C104KAT2A	AVX <sup>(3)</sup>	0.1µF, 50V, ceramic capacitor, X7R, 0603	1
	C1608X7R1H104K	TDK <sup>(2)</sup>		
	GRM188R71H104KA93D	Murata <sup>(1)</sup>		
C13	EEU-FC1A471	Panasonic <sup>(4)</sup>	470µF/10V, Elect., 20%, 8x11.5, Radial	1
L1	FP3-1R0-R	Cooper <sup>(5)</sup>	1µH,6.26A Inductor	1
Q3, Q4	NDS8425	Fairchild <sup>(7)</sup>	MOSFET, N-CH 20V 7.4A 8-SOIC	2
R1A	CRCW0603300RFKEA	Vishay Dale <sup>(6)</sup>	300Ω, resistor, 1%, 0603	1
R1B	CRCW06031101FKEA	Vishay Dale <sup>(6)</sup>	510Ω, resistor, 1%, 0603	
R1C	CRCW0603806RFKEA	Vishay Dale <sup>(6)</sup>	806Ω, resistor, 1%, 0603	
R1D	CRCW06031K10FKEA	Vishay Dale <sup>(6)</sup>	1.1K, resistor, 1%, 0603	
R2	CRCW0603698RFKEA	Vishay Dale <sup>(6)</sup>	698Ω, resistor, 1%, 0603	
R3	CRCW06032002FKEA	Vishay Dale <sup>(6)</sup>	20K, resistor, 1%, 0603	1
R4	CRCW06034752FKEA	Vishay Dale <sup>(6)</sup>	47.5K, resistor, 1%, 0603	1
R6, R8, R11, R17, R21	CRCW06032R20RFKEA	Vishay Dale <sup>(6)</sup>	2.2Ω, resistor, 1%, 0603	5
R7	CRCW060349R9RFKEA	Vishay Dale <sup>(6)</sup>	49.9Ω, resistor, 1%, 0603	1
R9	CRCW06031002FKEA	Vishay Dale <sup>(6)</sup>	10K, resistor, 1%, 0603	1
R10, R19	CRCW06031K00FKEA	Vishay Dale <sup>(6)</sup>	1K, resistor, 1%, 0603	2
R12	CRCW0603000RFKEA	Vishay Dale <sup>(6)</sup>	0Ω, resistor, 1%, 0603	1
R13, R14, R24	CRCW25121R00FKEGHP	Vishay Dale <sup>(6)</sup>	1Ω, resistor, 1.5W, 1%, 2512	3
R15	CRCW25122R00JNEG	Vishay Dale <sup>(6)</sup>	2Ω, resistor, 1.5W, 1%, 2512	1
R16, R18, R20	CRCW06031003FKEA	Vishay Dale <sup>(6)</sup>	100K, resistor, 1%, 0603	3
R22, R23	LR2512-R50FW	Vishay Dale <sup>(6)</sup>	0.5Ω, resistor, 1.5W, 1%, 2512	2
RV1	PV36W103C01B00	Murata <sup>(1)</sup>	Pot, 10KΩ, 0.5W, 9.6x5xx10	1
U1	MIC22405YML	Micrel <sup>(9)</sup>	4A, Synchronous Buck Regulator	1
U2	MIC5166YMM	Micrel <sup>(9)</sup>	3A High-Speed Low V <sub>IN</sub> DDR Terminator	1
U3	SN74AHCT00RGYR	TI <sup>(8)</sup>	Quad, 2IN Pos-NAND Gate, 14-pin, QFN	1
U4	MIC1557YM5	Micrel <sup>(9)</sup>	5MHz RC Timer Oscillator	1
U5	MIC4425	Micrel <sup>(9)</sup>	3A Dual Inverting and Non-Inverting MOSFET Driver	1


**Notes:**

1. Murata Tel: [www.murata.com](http://www.murata.com).
2. TDK: [www.tdk.com](http://www.tdk.com).
3. AVX: [www.avx.com](http://www.avx.com).
4. Panasonic: [www.panasonic.com](http://www.panasonic.com).
5. Cooper: [www.cooper.com](http://www.cooper.com)
6. Vishay Dale: [www.vishay.com](http://www.vishay.com).
7. Fairchild: [www.fairchildsemi.com](http://www.fairchildsemi.com).
8. TI: [www.ti.com](http://www.ti.com)
9. Micrel, Inc.: [www.micrel.com](http://www.micrel.com).

# PCB Layout Recommendations




Top Silk




Copper Layer 1

### PCB Layout Recommendations (Continued)




Copper Layer 2




Copper Layer 3

### PCB Layout Recommendations (Continued)




Copper Layer 4




Bottom Silk


# Package Information



TOP VIEW



BOTTOM VIEW



SIDE VIEW

NOTE:


1. ALL DIMENSIONS ARE IN MILLIMETERS.
  2. MAX. PACKAGE WARPAGE IS 0.05 mm.
  3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
  4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.
- 7 DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.  
6 APPLIED ONLY FOR TERMINALS.  
5 APPLIED FOR EXPOSED PAD AND TERMINALS.

10-Pin 3mm × 3mm MLF<sup>®</sup> (ML)



## Recommended Landing Pattern

LP # **MLF33D-10LD-LP-1**  
 All units are in mm  
 Tolerance  $\pm 0.05$  if not noted



Red circle indicates Thermal Via. Size should be .300mm – .350mm in diameter and it should be connected to GND plane for maximum thermal performance.

**10-Pin 3mm x 3mm MLF<sup>®</sup> Land Pattern**

**MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**  
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2012 Micrel, Incorporated.