FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

FAIRCHILD™

July 2016

FSA3030 — High-Speed USB2.0/Mobile High-Definition Link (MHL™) with Negative Swing Audio

Features

- Low On Capacitance: 4.2 pF/5 pF MHL/USB (Typical)
- Low Power Consumption: 30 µA Maximum
- Supports MHL Rev. 2.0
- MHL Data Rate: 4.0 Gbps
- Audio Swing: -1.5 V to +1.5 V (Typical)
- Packaged in 12-Lead UMLP (1.8 x 1.8 mm)
- Over-Voltage Tolerance (OVT) on all USB Ports Up to 5.25 V without External Components

Applications

- Cell Phones and Digital Cameras

Description

The FSA3030 is a bi-directional, low-power, high-speed, 3:1, USB2.0, MHL™ and audio switch. Configured as a double-pole, triple-throw (DP3T) switch, it is optimized for switching between high- or full-speed USB, Mobile High-Definition Link sources (per MHL Rev. 2.0 specification) and negative swing capable audio.

The FSA3030 contains special circuitry on the switch I/O pins, for applications where the V_{CC} supply is powered off (V_{CC}=0), that allows the device to withstand an over-voltage condition. This switch is designed to minimize current consumption even when the control voltage applied to the control pins is lower than the supply voltage (V_{CC}). This is especially valuable in mobile applications, such as cell phones, allowing direct interface with the general-purpose I/Os of the baseband processor. Other applications include switching and connector sharing in portable cell phones, digital cameras, and notebook computers.

Ordering Information

Part Number	Top Mark	Operating Temperature Range	Package
FSA3030UMX	LU	-40 to +85°C	12-Lead, Ultrathin Molded Leadless Package (UMLP), 1.8 mm x 1.8 mm

Figure 1. Typical Application

All trademarks are the property of their respective owners.

Analog Symbol

Figure 2. Analog Symbol

Table 1.   Data Switch Select Truth Table

SEL1[1]	SEL0[1]	Shunt	Function
0	0	Enable	D+/D- connected to USB+/USB-
0	1	Disable	D+/D- connected to R/L
1	0	Enable	D+/D- connected to MHL+/MHL
1	1	Enable	D+/D- High Impedance

Note:
1. Control inputs should never be left floating or unconnected. To guarantee default switch closure to the USB position, the SEL[0:1] pins should be tied to GND with a weak pull-down resistor (3 MΩ) to minimize static current draw.

Pin Configuration

Figure 3.   Pin Assignments

Figure 4.   Top Through View

Pin Definitions

Pin#	Name	Description
1	SEL0	Data Switch Select
2	SEL1	Data Switch Select
3	USB+	USB Differential Data (Positive)
4	USB-	USB Differential Data (Negative)
5	R	Audio Right
6	L	Audio Left
7	MHL+	MHL Differential Data (Positive)
8	MHL-	MHL Differential Data (Negative)
9	GND	Ground
10	D-	Data Switch Output (Positive)
11	D+	Data Switch Output (Negative)
12	V_{CC}	Device Power from System

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V_{CC}	Supply Voltage		-0.5	6.0	V
V_{CNTRL}	DC Input Voltage (SEL[1:0])[2]		-0.5	V_{CC}	V
V_{SW}[3]	DC Switch I/O Voltage[2]	USB	-0.5	V_{CC}	V
		MHL	-0.5	V_{CC}	
		AUDIO	-2.0	3	
I_{IK}	DC Input Diode Current		-50		mA
I_{OUT}	Switch DC Output Current (Continuous)	USB		60	mA
		MHL		60	mA
		AUDIO		60	mA
$I_{OUTPEAK}$	Switch DC Output Peak Current (Pulsed at 1 ms Duration, <10% Duty Cycle)	USB		150	mA
		MHL		150	mA
		AUDIO		150	mA
T_{STG}	Storage Temperature		-65	+150	°C
MSL	Moisture Sensitivity Level: JEDEC J-STD-020A			1	
ESD	IEC 61000-4-2, Level 4, for D+/D- and V_{CC} Pins[4]	Contact		8	kV
	IEC 61000-4-2, Level 4, for D+/D- and V_{CC} Pins[4]	Air		15	
	Human Body Model, JEDEC: JESD22-A114	All Pins		3.5	
	Charged Device Model, JESD22-C101			2	

Notes:
2. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.
3. V_{SW} refers to analog data switch paths (USB, MHL, and audio).
4. Testing performed in a system environment using TVS diodes.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply Voltage	2.5	4.5	V
$t_{RAMP(VCC)}$	Power Supply Slew Rate	100	1000	µs/V
Θ_{JA}	Thermal Resistance		230	°C/W
V_{CNTRL}	Control Input Voltage (SEL[1:0])[5]	0	4.5	V
$V_{SW(USB)}$	Switch I/O Voltage (USB Switch Path)	-0.5	3.6	V
$V_{SW(MHL)}$	Switch I/O Voltage (MHL Switch Path)	1.65	3.45	V
$V_{SW(AUD)}$	Switch I/O Voltage (Audio Switch Path)	-1.5	3.0	V
T_A	Operating Temperature	-40	+85	°C

Note:
5. The control inputs must be held HIGH or LOW; they must not float.

DC Electrical Characteristics

All typical value are at T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	V_{CC} (V)	T_A=- 40°C to +85°C			Unit
				Min.	Typ.	Max.	
V_{IK}	Clamp Diode Voltage	I_{IN}=-18 mA	2.5			-1.2	V
V_{IH}	Control Input Voltage High SEL[1:0]		2.5 to 4.50	1.0			V
V_{IL}	Control Input Voltage Low SEL[1:0]		2.5 to 4.50			0.5	V
I_{IN}	Control Input Leakage SEL[1:0]	V_{SW}(USB/MHL)=0 to 3.6 V, V_{SW}(AUD)=0 to 3.0 V, V_{CNTRL}=0 to V_{CC}	4.5	-0.5		0.5	µA
$I_{OZ(MHL)}$	Off-State Leakage for Open MHL Data Paths	V_{SW}=1.65 ≤ MHL ≤ 3.45 V SEL[1:0]=V_{CC}	4.5	-1		1	µA
$I_{OZ(USB)}$	Off-State Leakage for Open USB Data Paths	V_{SW}=0 ≤ USB ≤ 3.6 V SEL[1:0]=V_{CC}	4.5	-0.5		0.5	µA
$I_{CL(MHL)}$	On-State Leakage for Closed MHL Data Paths[6]	V_{SW}=1.65 ≤ MHL ≤ 3.45 V, SEL0=GND, SEL1=V_{CC}, Other Side of Switch Float	4.5	-0.75		0.75	µA
$I_{CL(USB)}$	On-State Leakage for Closed USB Data Paths[6]	V_{SW}=0 ≤ USB ≤ 3.6 V SEL[1:0]=GND, Other Side of Switch Float	4.5	-0.75		0.75	µA
$I_{CL(AUD)}$	On-State Leakage for Closed[6] AUDIO Data Path	V_{SW}=-1.5 ≤ R/L ≤ 1.5 V SEL1=GND, SEL0=V_{CC}, Other Side of Switch Float	4.5	-1.0		1.0	µA
I_{OFF}	Power-Off Leakage Current (All I/O Ports)	VSW(USB/MHL)=0 to 3.6 V, VSW(AUD)=0 to 3.0 V, Figure 5	0	-1		1	µA
$R_{ON(USB)}$	HS Switch On Resistance (USB to D Path)	V_{SW}=0.4 V, I_{ON}=-8 mA, SEL[1:0]=GND, Figure 6	2.5		4.5		Ω
$R_{ON(MHL)}$	HS Switch On Resistance (MHL to D Path)	V_{SW}=V_{CC}-1050 mV, SEL0=GND, SEL1=V_{CC} I_{ON}=-8 mA, Figure 6	2.5		5		Ω
$R_{ON(Audio)}$	Audio Switch On Resistance (R/L Path)	V_{SW}= -1.5 V to 1.5 V, SEL1=GND, SEL0=V_{CC}, I_{ON}=-24 mA, Figure 6	2.5		4		Ω
$\Delta R_{ON(MHL)}$	Difference in R_{ON} Between MHL Positive-Negative	V_{SW}=V_{CC}-1050 mV, SEL0=GND, SEL1=V_{CC}, I_{ON}=-8 mA, Figure 6,	2.5		0.03		Ω
$\Delta R_{ON(USB)}$	Difference in R_{ON} Between USB Positive-Negative	V_{SW}=0.4 V, I_{ON}= -8 mA, SEL[1:0]=GND, Figure 6	2.5		0.18		Ω
$R_{ONF(MHL)}$	Flatness for R_{ON} MHL Path	V_{SW}=1.65 to 3.45V, SEL0=GND, SEL1=V_{CC}, I_{ON}=-8 mA, Figure 6	2.5		1		Ω
$R_{ONFA(AUDIO)}$	Flatness for R_{ON} Audio Path	V_{SW}=-1.5 V to 1.5 V, SEL1=GND, SEL0=V_{CC}, I_{ON}=-24 mA, Figure 6	2.5		0.1		Ω
R_{SH}	Shunt Resistance		3.6		125	200	Ω
I_{CC}	Quiescent Current	V_{CNTRL}=0 or 4.5 V, I_{OUT}=0	4.5			30	µA
I_{CCT}	Delta Increase in Quiescent Current per Control Pin	V_{CNTRL}=1.65 V, I_{OUT}=0	4.5			18	µA
		V_{CNTRL}=2.5 V, I_{OUT}=0	4.5			10	

Note:
6. For this test, the data switch is closed with the respective switch pin floating.

AC Electrical Characteristics

All typical values are for V_{CC}=3.3 V and T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	V_{CC} (V)	T_A=- 40°C to +85°C			Unit
				Min.	Typ.	Max.	
t_{ONUSB}	USB Turn-On Time, SEL[1:0] to Output	R_L=50 Ω, C_L=5 pF, $V_{SW(USB)}$=0.8 V, $V_{SW(MHL)}$=3.3 V, $V_{SW(AUD)}$=1.5 V, Figure 7, Figure 8	2.5 to 3.6		445	600	ns
t_{OFFUSB}	USB Turn-Off Time, SEL[1:0] to Output	R_L=50 Ω, C_L=5 pF, $V_{SW(USB)}$=0.8 V, $V_{SW(MHL)}$=3.3 V, $V_{SW(AUD)}$=1.5 V, Figure 7, Figure 8	2.5 to 3.6		445	600	ns
t_{ONAUD}	AUDIO Turn-On Time, SEL[1:0] to Output	R_L=50 Ω, C_L=5 pF, $V_{SW(USB)}$=0.8 V, $V_{SW(MHL)}$=3.3 V, $V_{SW(AUD)}$=1.5 V, Figure 7, Figure 8	2.5 to 3.6		445	600	ns
t_{OFFAUD}	AUDIO Turn-Off Time, SEL[1:0] to Output	R_L=50 Ω, C_L=5p F, $V_{SW(USB)}$=0.8 V, $V_{SW(MHL)}$=3.3 V, $V_{SW(AUD)}$=1.5 V, Figure 7, Figure 8	2.5 to 3.6		445	600	ns
t_{ONMHL}	MHL Turn-On Time, SEL[1:0] to Output	R_L=50 Ω, C_L=5 pF, $V_{SW(USB)}$=0.8 V, $V_{SW(MHL)}$=3, $V_{SW(AUD)}$=1.5 V, Figure 7, Figure 8	2.5 to 3.6		445	600	ns
t_{OFFMHL}	MHL Turn-Off Time, SEL[1:0] to Output	R_L=50 Ω, C_L=5 pF, $V_{SW(USB)}$=0.8 V, $V_{SW(MHL)}$=3.3 V, $V_{SW(AUD)}$=1.5 V, Figure 7, Figure 8	2.5 to 3.6		445	600	ns
t_{PD}	Propagation Delay[7]	C_L=5 pF, R_L=50 Ω, Figure 7, Figure 9	2.5 to 3.6		0.25		ns
t_{BBM}	Break-Before-Make[7]	R_L=50 Ω, C_L=5 pF, V_{AUD}=1.5 V, V_{MHL}=3.3 V, V_{USB}=0.8 V, Figure 10	2.5 to 3.6		350		ns
$O_{IRR(MHL)}$	Off Isolation[7]	V_S=1 V_{pk-pk}, R_L=50 Ω, f=240 MHz, Figure 11	2.5 to 3.6		-33		dB
$O_{IRR(USB)}$		V_S=400 mV_{pk-pk}, R_L=50 Ω, f=240 MHz, Figure 11	2.5 to 3.6		-38		dB
$Xtalk_{MHL}$	Non-Adjacent Channel[7] Crosstalk	V_S=1 V_{pk-pk}, R_L=50 Ω, f=240 MHz, Figure 12	2.5 to 3.6		-44		dB
$Xtalk_{USB}$		V_S=400 mV_{pk-pk}, R_L=50 Ω, f=240 MHz, Figure 12	2.5 to 3.6		-39		dB
$Xtalk_{AUD}$		V_S=100 mV_{RMS}, R_L=32 Ω, f=20 kHz, Figure 12	2.5 to 3.6		-70		dB
THD	Total Harmonic Distortion[7]	R_T=32 Ω, V_{SW}=2 V_{pk-pk}, f=20 Hz to 20 kHz, V_{BIAS}=0 V	2.5		0.01		%
BW	S_{DD21} Differential -3 db Bandwidth[7]	V_{IN}=1 V_{pk-pk}, Common Mode Voltage =V_{CC} - 1.1 V, MHL Path, R_L=50 Ω, C_L=0 pF, Figure 13	2.5 to 3.6		2.0		GHz
		V_{IN}=400 mV_{pk-pk}, Common Mode Voltage=0.2 V, USB Path, R_L=50 Ω, C_L=0 pF, Figure 13			1.80		
		AUDIO Path, R_L=50 Ω, C_L=0 pF			50		MHz

Note:
7. Guaranteed by characterization.

USB High-Speed AC Electrical Characteristics

All typical value are at T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	V_{CC} (V)	Typ.	Unit
$t_{SK(P)}$	Skew of Opposite Transitions of the Same Output[8]	C_L=5 pF, R_L=50 Ω, Figure 14	3.0 to 3.6	3	ps
t_J	Total Jitter[8]	R_L=50 Ω, C_L=5 pf, t_R=t_F=500 ps (10-90%) at 480 Mbps, PN7	3.0 to 3.6	15	ps

Note:
8. Guaranteed by characterization.

MHL AC Electrical Characteristics

All typical value are at T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	V_{CC} (V)	Typ.	Unit
$t_{SK(P)}$	Skew of Opposite Transitions of the Same Output[9]	R_{PU}=50 Ω to V_{CC}, C_L=0 pF	3.0 to 3.6	3	ps
t_J	Total Jitter[9]	f=2.25 Gbps, PN7, R_{PU}=50 Ω to V_{CC}, C_L=0 pF	3.0 to 3.6	26	ps

Note:
9. Guaranteed by characterization.

Capacitance

All typical value are at T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	Typ.	Unit
C_{IN}	Control Pin Input Capacitance[10]	V_{CC}=0 V, f=1 MHz	1.5	
$C_{ON(USB)}$	USB Path On Capacitance[10]	V_{CC}=3.3 V, f=240 MHz, Figure 15	6.5	
$C_{OFF(USB)}$	USB Path Off Capacitance[10]	V_{CC}=3.3 V, f=240 MHz, Figure 16	2.5	
$C_{ON(MHL)}$	MHL Path On Capacitance[10]	V_{CC}=3.3 V, f=240 MHz, Figure 15	6.5	pF
$C_{OFF(MHL)}$	MHL Path Off Capacitance[10]	V_{CC}=3.3 V, f=240 MHz, Figure 16	2.5	
$C_{ON(AUD)}$	Audio Path On Capacitance[10]	V_{CC}=3.3 V, f=1 MHz, Figure 15	8.0	
$C_{OFF(AUD)}$	Audio Path Off Capacitance[10]	V_{CC}=3.3 V, f=1 MHz, Figure 16	2.5	

Note:
10. Guaranteed by characterization.

Test Diagrams

Figure 5. Off Leakage

$$R_{ON} = V_{ON} / I_{ON}$$

Figure 6. On Resistance

Figure 7. AC Test Circuit Load

Figure 8. Turn-On / Turn-Off Waveforms


Figure 9. Propagation Delay ($t_R t_F$ – 500ps)

Note:
11. HSD_n refers to the high-speed data USB or MHL paths.

Test Diagrams

R_L , R_S and C_L are function of application
environment (see AC Tables for specific values)
C_L includes test fixture and stray capacitance

Figure 10. Break-Before-Make Interval Timing

V_S, R_S and R_T are functions of the application environment (see AC/DC Tables for values).
Off Isolation = 20 Log (V_{OUT} - V_{IN})

Figure 11. Channel Off Isolation (SDD21)

VS, RS and RT are functions of the application environment (see AC/DC Tables for values).
Off Isolation = 20 Log (VOUT - VIN)

Figure 12. Non-Adjacent Channel-to-Channel Crosstalk (SDD21)

Test Diagrams

V_S, R_S and R_T are functions of the application environment (see AC/DC Tables for values).

Figure 13. Insertion Loss (SDD21)

Figure 14. Intra-Pair Skew Test $t_{SK(P)}$

Figure 15. Channel On Capacitance

Figure 16. Channel Off Capacitance

Functional Description

Insertion Loss

One of the key factors for using the FSA3030 in mobile digital video applications is the small amount of insertion loss experienced by the received signal as it passes through the switch. This results in minimal degradation of the received eye. One of the ways to measure the quality of the high data rate channels is using balanced ports and four-port differential S-parameter analysis, particularly SDD21.

Bandwidth is measured using the S-parameter SDD21 methodology.

Figure 17. MHL Path SDD21 Insertion Loss Curve

Figure 18. USB Path SDD21 Insertion Loss Curve

Typical Applications

Figure 19 shows the FSA3030 utilizing the V$_{BAT}$ connection. The 3M resistors are used to ensure, for manufacturing test via the micro-USB connector, that the FSA3030 configures for connectivity to the baseband or application processor.

Figure 19. MHL Path SDD21 Insertion Loss Curve

Table 2.   Product-Specific Package Dimensions

Description	Nominal Values (mm)
Overall Height	0.50
Package Standoff	0.012
Lead Thickness	0.15
Lead Width	0.20
Lead Length	0.40
Lead Pitch	0.40
Body Length (X)	Min: 1.70, Nom: 1.80, Max: 1.90
Body Width (Y)	Min: 1.70, Nom: 1.80, Max: 1.90
Lead One Nominal Length	0.40
Lead One Nominal Width	0.20
Lead One Nominal Bevel Length	0.10
Lead One Nominal Bevel Depth	0.10
Lead One Nominal Tip Non-Bevel Width	0.10

www.fairchildsemi.com

TOP VIEW

1.80±0.10 | A | B

PIN #1 IDENT

1.80±0.10

SIDE VIEW

0.15±0.05

0.50±0.05

SEATING PLANE

C

0.025±0.025

BOTTOM VIEW

(0.20) 4X

3   6

0.40±0.05 (11X)

DETAIL A

1

PIN #1 IDENT

12   9

0.40

0.20±0.05 (12X)

⊕	0.10	C	A	B
	0.05	C		

RECOMMENDED LAND PATTERN

2.10

0.588

2.10

1

0.40

0.563 (11X)

(12X) 0.20

PACKAGE EDGE

LEAD OPTION 1
SCALE 2:1

LEAD OPTION 2
SCALE 2:1

DETAIL A

0.42±0.05

0.20±0.05

45°

DETAIL A
SCALE 2:1

NOTES:
A. PACKAGE DOES NOT CONFORM TO ANY JEDEC STANDARD.
B. DIMENSIONS ARE IN MILLIMETERS.
C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
D. DRAWING FILENAME: MKT-UMLP12ArevF

ON Semiconductor

ON

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC