



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

#### **How to Check the Ordering Part Number**

1. Go to [www.cypress.com/pcn](http://www.cypress.com/pcn).
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).

MB91460T series is a line of general-purpose 32-bit RISC microcontrollers designed for embedded control applications which require high-speed real-time processing, such as consumer devices and on-board vehicle systems. This series uses the FR60 CPU, which is compatible with the FR family of CPUs.

This series contains the LIN-USART and CAN controllers.

## Features

### FR60 CPU core

- 32-bit RISC, load/store architecture, five-stage pipeline
- 16-bit fixed-length instructions (basic instructions)
- Instruction execution speed: 1 instruction per cycle
- Instructions including memory-to-memory transfer, bit manipulation, and barrel shift instructions: Instructions suitable for embedded applications
- Function entry/exit instructions and register data multi-load store instructions : Instructions supporting C language
- Register interlock function: Facilitating assembly-language coding
- Built-in multiplier with instruction-level support
  - Signed 32-bit multiplication: 5 cycles
  - Signed 16-bit multiplication: 3 cycles
- Interrupts (save PC/PS) : 6 cycles (16 priority levels)
- Harvard architecture enabling program access and data access to be performed simultaneously
- Instructions compatible with the FR family

### Internal peripheral resources

- General-purpose ports : Maximum 109 ports
- DMAC (DMA Controller)
  - Maximum of 5 channels able to operate simultaneously
  - 2 transfer sources (internal peripheral/software)
  - Activation source can be selected using software
  - Addressing mode specifies full 32-bit addresses (increment/decrement/fix)
  - Transfer mode (demand transfer/burst transfer/step transfer/block transfer)
  - Transfer data size selectable from 8/16/32-bit
  - Multi-byte transfer enabled (by software)
  - DMAC descriptor in I/O areas (200<sub>H</sub> to 240<sub>H</sub>, 1000<sub>H</sub> to 1024<sub>H</sub>)
- A/D converter (successive approximation type)
  - 10-bit resolution: 32 channels \*1
  - Conversion time: minimum 1 μs

- External interrupt inputs : 12 channels \*1
  - 8 channels shared with A/D converter AN8-15
- Bit search module (for REALOS)
  - Function to search from the MSB (most significant bit) for the position of the first "0", "1", or changed bit in a word
- LIN-USART (full duplex double buffer): 11 channels \*1
  - Clock synchronous/asynchronous selectable
  - Sync-break detection
  - Internal dedicated baud rate generator
- I<sup>2</sup>C bus interface (supports 400 kbps): 4 channels \*1
  - Master/slave transmission and reception
  - Arbitration function, clock synchronization function
- CAN controller (C-CAN): Maximum of 2 channels
  - Maximum transfer speed: 1 Mbps
  - 32 transmission/reception message buffers
- Sound generator : 1 channel
  - Tone frequency : PWM frequency divide-by-two (reload value + 1)
- Monitor external voltage
  - Generate an interrupt in case of voltage lower/higher than the defined thresholds (reference voltage)
- 16-bit PPG timer : 14 channels \*1
- 16-bit PFM timer : 1 channel \*1
- 16-bit reload timer: 8 channels
- 16-bit free-run timer: 8 channels (1 channel each for ICU and OCU) \*1
- Input capture: 8 channels (operates in conjunction with the free-run timer)
- Output compare: 8 channels (operates in conjunction with the free-run timer)
- Up/Down counter: 2 channels (4\*8-bit or 2\*16-bit) \*1
- Watchdog timer
- Real-time clock
- Low-power consumption modes : Sleep/stop mode function
- Low voltage detection circuit

Note:

- MB91F469TA device is planned

\*1: The maximum channel count is given; the real number depends on port multiplexing.

- Clock supervisor
  - Monitors the sub-clock (32 kHz) and the main clock (4 MHz) , and switches to a recovery clock (CR oscillator, etc.) when the oscillations stop.
- Clock modulator
- Clock monitor
- Sub-clock calibration
  - Corrects the real-time clock timer when operating with the 32 kHz or CR oscillator
- Main oscillator stabilization timer
  - Generates an interrupt in sub-clock mode after the stabilization wait time has elapsed on the 23-bit stabilization wait time counter

- Sub-oscillator stabilization timer
  - Generates an interrupt in main clock mode after the stabilization wait time has elapsed on the 15-bit stabilization wait time counter

### Package and technology

- Package: QFP-144
- CMOS 0.18  $\mu\text{m}$  technology
- Power supply range 3 V to 5 V (1.8 V internal logic provided by a step-down voltage converter)
- Operating temperature range: between - 40°C and + 105°C / + 125°C<sup>\*2</sup>

#### Note:

\*2: For maximum ambient temperature  $T_{A(\text{max})}$ , please refer to [17. Ordering Information](#).

**Contents**

<b>Product Lineup</b> .....	<b>4</b>	<b>Embedded Program/Data Memory (Flash)</b> .....	<b>37</b>
<b>Pin Assignment</b> .....	<b>7</b>	Flash features .....	37
MB91F467TA, MB91F469TA .....	7	Operation modes .....	37
<b>Pin Description</b> .....	<b>8</b>	Flash access in CPU mode .....	38
MB91F467TA, MB91F469TA .....	8	Parallel Flash programming mode .....	42
<b>I/O Circuit Types</b> .....	<b>20</b>	Poweron Sequence in parallel programming mode ..	46
<b>Port Multiplexing</b> .....	<b>26</b>	Flash Security .....	46
PPMUX Register .....	26	Notes About Flash Memory CRC Calculation .....	49
Multiplex Pinout MB91F467TA, MB91F469TA .....	27	<b>Memory Space</b> .....	<b>50</b>
<b>Handling Devices</b> .....	<b>28</b>	<b>Memory Maps</b> .....	<b>51</b>
Preventing Latch-up .....	28	MB91F467TA, MB91F469TA .....	51
Handling of unused input pins .....	28	<b>I/O Map</b> .....	<b>52</b>
Power supply pins .....	28	MB91F467TA, MB91F469TA .....	52
Crystal oscillator circuit .....	28	Flash memory and external bus area .....	77
Notes on using external clock .....	28	<b>Interrupt Vector Table</b> .....	<b>81</b>
Mode pins (MD_x) .....	28	<b>Recommended Settings</b> .....	<b>87</b>
Notes on operating in PLL clock mode .....	29	PLL and Clockgear settings .....	87
Pull-up control .....	29	Clock Modulator settings .....	88
Notes on PS register .....	29	<b>Electrical Characteristics</b> .....	<b>93</b>
<b>Notes on Debugger</b> .....	<b>30</b>	Absolute maximum ratings .....	93
Execution of the RETI Command .....	30	Recommended operating conditions .....	96
Break function .....	30	DC characteristics .....	96
Operand break .....	30	A/D converter characteristics .....	101
<b>Block Diagram</b> .....	<b>31</b>	FLASH memory program/erase characteristics .....	105
MB91F467TA, MB91F469TA .....	31	AC characteristics .....	106
<b>CPU and Control Unit</b> .....	<b>32</b>	<b>Ordering Information</b> .....	<b>129</b>
Features .....	32	<b>Package Dimension</b> .....	<b>130</b>
Internal architecture .....	32	<b>Revision History</b> .....	<b>131</b>
Programming model .....	33	<b>Major Changes</b> .....	<b>134</b>
Registers .....	34	<b>Document History</b> .....	<b>136</b>

## 1. Product Lineup

Feature	MB91V460A	MB91FV460B <sup>*4</sup>	MB91F467TA	MB91F469TA <sup>*3</sup>
Max. core frequency (CLKB)	80MHz	100MHz	100MHz	100MHz
Max. resource frequency (CLKP)	40MHz	50MHz	50MHz	50MHz
Max. external bus freq. (CLKT)	40MHz	50MHz	50MHz	50MHz
Max. CAN frequency (CLKCAN)	20MHz	50MHz	50MHz	50MHz
Max. FlexRay frequency (SCLK)	-	-	-	-
Technology	0.35μm	0.18um	0.18μm	0.18μm
Watchdog	yes	yes	yes	yes
Watchdog (RC osc. based)	yes (disengageable)	yes (disengageable)	yes	yes
Bit Search	yes	yes	yes	yes
Reset input (INITX)	yes	yes	yes	yes
Hardware Standby input (HSTX)	yes	yes	no	no
Clock Modulator	yes	yes	yes	yes
Clock Monitor	yes	yes	yes	yes
Low Power Mode	yes	yes	yes	yes
DMA	5 ch	5 ch	5 ch	5 ch
MAC (μDSP)	no	no	no	no
MMU/MPU	MPU (16 ch) <sup>1)</sup>	MPU (16 ch) <sup>1)</sup>	MPU (8 ch) <sup>1)</sup>	MPU (8 ch) <sup>1)</sup>
Flash	Emulation SRAM 32bit read data	Internal Flash memory 2112KB +external emulation SRAM with 64bit read data	1088 KByte	2112 KByte
Satellite Flash	-	-	no	no
Flash Protection	-	yes	yes	yes
D-RAM	64 KByte	64 KByte	32 KByte	64 KByte
ID-RAM	64 KByte	64 KByte	32 KByte	64 KByte
Flash-Cache (Instruction cache)	16 KByte	16 KByte	8 KByte	16 KByte
Boot-ROM / BI-ROM	4 KByte fixed	16 KByte Boot Flash + 1KB Boot ROM	4 KByte	4 KByte
RTC	1 ch	1 ch	1 ch	1 ch
Free Running Timer	8 ch	12 ch	8 ch <sup>*2</sup>	8 ch <sup>*2</sup>

Feature	MB91V460A	MB91FV460B *4	MB91F467TA	MB91F469TA *3
ICU	8 ch	10 ch	8 ch*2	8 ch*2
OCU	8 ch	8 ch	8 ch*2	8 ch*2
Reload Timer	8 ch	16 ch	8 ch	8 ch
PPG 16-bit	16 ch	32 ch	14 ch*2	14 ch*2
PFM 16-bit	1 ch	1 ch	1 ch*2	1 ch*2
Sound Generator	1 ch	1 ch (old) + 1 ch (new)	1 ch	1 ch
Up/Down Counter (8/16-bit)	4 ch (8-bit) / 2 ch (16-bit)	4 ch (8-bit) / 2 ch (16-bit)	4 ch (8-bit) / 2 ch (16-bit)*2	4 ch (8-bit) / 2 ch (16-bit)*2
C_CAN	6 ch (128msg)	6 ch (128msg)	2 ch (32msg)	2 ch (32msg)
LIN-USART	4 ch + 4 ch FIFO + 8 ch	16 ch FIFO	4 ch + 4 ch FIFO + 3 ch*2	4 ch + 4 ch FIFO + 3 ch*2
I <sup>2</sup> C (400k)	4 ch	8 ch	4 ch*2	4 ch*2
FR external bus	yes (32bit addr, 32bit data)	yes (32bit addr, 32bit data)	yes (24bit addr, 16bit data)	yes (24bit addr, 16bit data)
External Interrupts	16 ch	32 ch	12 ch*2	12 ch*2
NMI Interrupts	1 ch	1 ch	1 ch	1 ch
SMC	6 ch	6 ch	-	-
LCD controller (40x4)	1 ch	1 ch	-	-
ADC (10 bit)	32 ch	32 ch + 22 ch	32 ch*2	32 ch*2
Alarm Comparator	2 ch	2 ch	-	-
Supply Supervisor	yes	yes	yes	yes
Clock Supervisor	yes	yes	yes	yes
Main clock oscillator	4MHz	4MHz	4MHz	4MHz
Sub clock oscillator	32kHz	32kHz	32kHz	32kHz
RC Oscillator	100kHz	100kHz	100kHz / 2MHz	100kHz / 2MHz
PLL	x 20	x 25	x 25	x 25
DSU4	yes	DSU4	-	-
EDSU	yes (32 BP) *1	yes (32 BP) *1	yes (16 BP) *1	yes (16 BP) *1
Supply Voltage	3V / 5V	1.8V + 3V / 5V	3V / 5V	3V / 5V
Regulator	yes	-	yes	yes

Feature	MB91V460A	MB91FV460B <sup>*4</sup>	MB91F467TA	MB91F469TA <sup>*3</sup>
Power Consumption	n.a.	< 3 W	< 1.3 W	< 1.3 W
Temperature Range (T <sub>A</sub> )	0..70 C	0..70 C	-40..105 C	-40..105 C
Package	BGA660	BGA-896	QFP144	QFP144
Power on to PLL run	< 20 ms	< 20 ms	< 20 ms	< 20 ms
Flash Download Time	n.a.	< 8 sec typical	< 5 sec. typical	< 6 sec typical

\*1 : MPU channels use EDSU breakpoint registers (shared operation between MPU and EDSU).

\*2 : Maximum channel count is shown; function is multiplexed with other pins


\*3 : This device is planned.

\*4 : The new emulation device MB91FV460B can emulate the MB91460T series special pin multiplexing as well as the behaviour of the external bus at startup.

## 2. Pin Assignment

### 2.1 MB91F467TA, MB91F469TA

(TOP VIEW)  
FPT-144P-M08





### 3. Pin Description

#### 3.1 MB91F467TA, MB91F469TA

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
2	P06_0	I/O	A	PPMUX.PS4=0	General-purpose input/output port	
	A8				Signal pin of external address bus (bit8)	
	OR					
	P21_0	I/O	A	PPMUX.PS4=1	General-purpose input/output port	
	SIN0				Data input pin of USART0	
3	P06_1	I/O	A	PPMUX.PS4=0	General-purpose input/output port	
	A9				Signal pin of external address bus (bit9)	
	OR					
	P21_1	I/O	A	PPMUX.PS4=1	General-purpose input/output port	
	SOT0				Data output pin of USART0	
4	P06_2	I/O	A	PPMUX.PS4=0	General-purpose input/output port	
	A10				Signal pin of external address bus (bit10)	
	OR					
	P21_2	I/O	A	PPMUX.PS4=1	General-purpose input/output port	
	SCK0				Clock input/output pin of USART0	
CK0	External clock input pin of free-run timer 0					
5	P06_3	I/O	A	PPMUX.PS4=0	General-purpose input/output port	
	A11				Signal pin of external address bus (bit11)	
	OR					
	P17_4	I/O	A	PPMUX.PS4=1	General-purpose input/output port	
	PPG4				Output pin of PPG timer	
6 to 9	P06_4 to P06_7	I/O	A	PPMUX.PS4=0	General-purpose input/output ports	
	A12 to A15				Signal pins of external address bus (bit12 to bit15)	
	OR					
	P14_4 to P14_7	I/O	A	PPMUX.PS4=1	General-purpose input/output ports	
	ICU4 to ICU7				Input capture input pins	
	TIN4 to TIN7				External trigger input pins of reload timer	
	TTG12/4 TTG13/5 TTG14/6 TTG15/7				External trigger input pins of PPG timer	

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
10	P05_0	I/O	A	PPMUX.PR10=0	General-purpose input/output ports	
	A16				Signal pins of external address bus (bit16)	
	OR					
	P16_0	I/O	A	PPMUX.PR10=1	General-purpose input/output ports	
	PPG8				Output pins of PPG timer	
11	P05_1	I/O	A	PPMUX.PR11=0	General-purpose input/output ports	
	A17				Signal pins of external address bus (bit17)	
	OR					
	P16_1	I/O	A	PPMUX.PR11=1	General-purpose input/output ports	
	PPG9				Output pins of PPG timer	
12	P05_2	I/O	A	PPMUX.PR12=0	General-purpose input/output port	
	A18				Signal pin of external address bus (bit18)	
	OR					
	P20_0	I/O	A	PPMUX.PR12=1 and PPMUX.PRPS0=1	General-purpose input/output port	
	SIN2				Data input pin of USART2	
	AIN0				Up/down counter input pin	
	OR					
	P34_0	I/O	A	PPMUX.PR12=1 and PPMUX.PRPS0=0	General-purpose input/output port	
SIN10	Data input pin of USART10					
13	P05_3	I/O	A	PPMUX.PR13=0	General-purpose input/output port	
	A19				Signal pin of external address bus (bit19)	
	OR					
	P20_1	I/O	A	PPMUX.PR13=1 and PPMUX.PRPS0=1	General-purpose input/output port	
	SOT2				Data output pin of USART2	
	BIN0				Up/down counter input pin	
	OR					
	P34_1	I/O	A	PPMUX.PR13=1 and PPMUX.PRPS0=0	General-purpose input/output port	
SOT10	Data output pin of USART10					

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
14	P05_4	I/O	A	PPMUX.PR14=0	General-purpose input/output port	
	A20				Signal pin of external address bus (bit20)	
	OR					
	P20_2	I/O	A	PPMUX.PR14=1 and PPMUX.PRPS0=1	General-purpose input/output port	
	SCK2				Clock input/output pin of USART2	
	ZIN0				Up/down counter input pin	
	CK2				External clock input pin of free-run timer 2	
	OR					
	P34_2	I/O	A	PPMUX.PR14=1 and PPMUX.PRPS0=0	General-purpose input/output port	
	SCK10				Clock input/output pin of USART10	
15	P05_5	I/O	A	PPMUX.PR15=0	General-purpose input/output port	
	A21				Signal pin of external address bus (bit21)	
	OR					
	P20_4	I/O	A	PPMUX.PR15=1 and PPMUX.PRPS0=1	General-purpose input/output port	
	SIN3				Data input pin of USART3	
	AIN1				Up/down counter input pin	
	OR					
	P34_4	I/O	A	PPMUX.PR15=1 and PPMUX.PRPS0=0	General-purpose input/output port	
	SIN11				Data input pin of USART11	
	16	P05_6	I/O	A	PPMUX.PR16=0	General-purpose input/output port
A22		Signal pin of external address bus (bit22)				
OR						
P20_5		I/O	A	PPMUX.PR16=1 and PPMUX.PRPS0=1	General-purpose input/output port	
SOT3					Data output pin of USART3	
BIN1					Up/down counter input pin	
OR						
P34_5		I/O	A	PPMUX.PR16=1 and PPMUX.PRPS0=0	General-purpose input/output port	
SOT11	Data output pin of USART11					

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
17	P05_7	I/O	A	PPMUX.PR17=0	General-purpose input/output port	
	A23				Signal pin of external address bus (bit23)	
	OR					
	P20_6	I/O	A	PPMUX.PR17=1 and PPMUX.PRPS0=1	General-purpose input/output port	
	SCK3				Clock input/output pin of USART3	
	ZIN1				Up/down counter input pin	
	CK3				External clock input pin of free-run timer 3	
	OR					
	P34_6	I/O	A	PPMUX.PR17=1 and PPMUX.PRPS0=0	General-purpose input/output port	
	SCK11				Clock input/output pin of USART11	
20 to 23	P01_0 to P01_3	I/O	A	PPMUX.PS3=0	General-purpose input/output ports	
	D16 to D19				Signal pins of external data bus (bit16 to bit19)	
	OR					
	P17_0 to P17_3	I/O	A	PPMUX.PS3=1	General-purpose input/output ports	
	PPG0 to PPG3				Output pins of PPG timer	
24 to 27	P01_4 to P01_7	I/O	A	PPMUX.PS3=0	General-purpose input/output ports	
	D20 to D23				Signal pins of external data bus (bit20 to bit23)	
	OR					
	P15_4 to P15_7	I/O	A	PPMUX.PS3=1	General-purpose input/output ports	
	OCU4 to OCU7				Output compare output pins	
	TOT4 to TOT7				Reload timer output pins	
28 to 35	P00_0 to P00_7	I/O	A	PPMUX.PR0=0	General-purpose input/output ports	
	D24 to D31				Signal pins of external data bus (bit24 to bit31)	
	OR					
	P24_0 to P24_7	I/O	A	PPMUX.PR0=1	General-purpose input/output ports	
	INT0 to INT7				External interrupt input pins	
38	P10_0	I/O	A	--	General-purpose input/output port	
	SYSCLK				External bus clock output pin	
39	P10_1	I/O	A	-	General-purpose input/output port	
	ASX				Address strobe output pin	
40	P10_3	I/O	A	-	General-purpose input/output port	
	WEX				Write enable output pin	
41 to 43	P09_0 to P09_2	I/O	A	-	General-purpose input/output ports	
	CSX0 to CSX2				Chip select output pins	

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function
44, 45	P08_0, P08_1	I/O	A	-	General-purpose input/output ports
	WRX0, WRX1				External write strobe output pins
46	P08_4	I/O	A	-	General-purpose input/output port
	RDX				External read strobe output pin
47	P08_7	I/O	A	-	General-purpose input/output port
	RDY				External ready input pin
48, 49	P16_2, P16_3	I/O	A	-	General-purpose input/output ports
	PPG10, PPG11				Output pins of PPG timer
50	P16_4	I/O	A	-	General-purpose input/output port
	PPG12				Output pin of PPG timer
	SGA				SGA output pin of sound generator
51	P16_5	I/O	A	-	General-purpose input/output port
	PPG13				Output pin of PPG timer
	SGO				SGO output pin of sound generator
52	P16_6	I/O	A	-	General-purpose input/output port
	PPG14				Output pin of PPG timer
	PFM				Pulse frequency modulator output pin
53	P16_7	I/O	A	-	General-purpose input/output port
	PPG15				Output pin of PPG timer
	ATGX				A/D converter external trigger input pin
56	P23_0	I/O	A	-	General-purpose input/output port
	RX0				RX input/output pin of CAN0
	INT8				External interrupt input pin
57	P23_1	I/O	A	-	General-purpose input/output port
	TX0				TX output pin of CAN0
58	P23_2	I/O	A	-	General-purpose input/output port
	RX1				RX input/output pin of CAN1
	INT9				External interrupt input pin
59	P23_3	I/O	A	-	General-purpose input/output port
	TX1				TX output pin of CAN1
60	P22_4	I/O	C	-	General-purpose input/output port
	SDA0				I <sup>2</sup> C bus DATA input/output pin (open drain)
	INT14				External interrupt input pin
61	P22_5	I/O	C	-	General-purpose input/output port
	SCL0				I <sup>2</sup> C bus clock input/output pin (open drain)

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function
62	P22_6	I/O	C	-	General-purpose input/output port
	SDA1				I <sup>2</sup> C bus DATA input/output pin (open drain)
	INT15				External interrupt input pin
63	P22_7	I/O	C	-	General-purpose input/output port
	SCL1				I <sup>2</sup> C bus clock input/output pin (open drain)
64 to 67	P14_0 to P14_3	I/O	A	-	General-purpose input/output ports
	ICU0 to ICU3				Input capture input pins
	TIN0 to TIN3				External trigger input pins of reload timer
	TTG8/0 to TTG11/3				External trigger input pins of PPG timer
68 to 71	P15_0 to P15_3	I/O	A	-	General-purpose input/output ports
	OCU0 to OCU3				Output compare output pins
	TOT0 to TOT3				Reload timer output pins
74	MD_0	I	G	-	Mode setting pin
75	MD_1	I	G	-	Mode setting pin
76	MD_2	I	G	-	Mode setting pin
77	MONCLK	O	M	-	Clock Monitor pin
78	MD_3	I	G	-	Fast clock input pin
79	X1	-	J1	-	Clock (oscillation) output
80	X0	-	J1	-	Clock (oscillation) input
82	X0A	-	J2	-	Sub clock (oscillation) input
83	X1A	-	J2	-	Sub clock (oscillation) output
84	INITX	I	H	-	External reset input pin
85	NMIX	I	H	-	Non-maskable interrupt input pin
92	P19_0	I/O	A	-	General-purpose input/output port
	SIN4				Data input pin of USART4
93	P19_1	I/O	A	-	General-purpose input/output port
	SOT4				Data output pin of USART4
94	P19_2	I/O	A	-	General-purpose input/output port
	SCK4				Clock input/output pin of USART4
	CK4				External clock input pin of free-run timer 4
95	P19_4	I/O	A	-	General-purpose input/output port
	SIN5				Data input pin of USART5
96	P19_5	I/O	A	-	General-purpose input/output port
	SOT5				Data output pin of USART5

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function
97	P19_6	I/O	A	-	General-purpose input/output port
	SCK5				Clock input/output pin of USART5
	CK5				External clock input pin of free-run timer 5
98	P18_0	I/O	A	-	General-purpose input/output port
	SIN6				Data input pin of USART6
	AIN2				Up/down counter input pin
99	P18_1	I/O	A	-	General-purpose input/output port
	SOT6				Data output pin of USART6
	BIN2				Up/down counter input pin
100	P18_2	I/O	A	-	General-purpose input/output port
	SCK6				Clock input/output pin of USART6
	ZIN2				Up/down counter input pin
	CK6				External clock input pin of free-run timer 6
101	P18_4	I/O	A	-	General-purpose input/output port
	SIN7				Data input pin of USART7
	AIN3				Up/down counter input pin
102	P18_5	I/O	A	-	General-purpose input/output port
	SOT7				Data output pin of USART7
	BIN3				Up/down counter input pin
103	P18_6	I/O	A	-	General-purpose input/output port
	SCK7				Clock input/output pin of USART7
	ZIN3				Up/down counter input pin
	CK7				External clock input pin of free-run timer 7
104	P17_5	I/O	A	-	General-purpose input/output port
	PPG5				Output pin of PPG timer
110	P35_0	I/O	B	PPMUX.PS5=0	General-purpose input/output port
	SIN8				Data input pin of USART8
	OR				
	P29_0	I/O	B	PPMUX.PS5=1	General-purpose input/output port
	AN0				Analog input pin of A/D converter
111	P35_1	I/O	B	PPMUX.PS5=0	General-purpose input/output port
	SOT8				Data output pin of USART8
	OR				
	P29_1	I/O	B	PPMUX.PS5=1	General-purpose input/output port
AN1	Analog input pin of A/D converter				

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
112	P35_2	I/O	B	PPMUX.PS5=0	General-purpose input/output port	
	SCK8				Clock input/output pin of USART8	
	OR					
	P29_2	I/O	B	PPMUX.PS5=1	General-purpose input/output port	
	AN2				Analog input pin of A/D converter	
113	P35_4	I/O	B	PPMUX.PS5=0	General-purpose input/output port	
	SIN9				Data input pin of USART9	
	OR					
	P29_3	I/O	B	PPMUX.PS5=1	General-purpose input/output port	
	AN3				Analog input pin of A/D converter	
114	P35_5	I/O	B	PPMUX.PS5=0	General-purpose input/output port	
	SOT9				Data output pin of USART9	
	OR					
	P29_4	I/O	B	PPMUX.PS5=1	General-purpose input/output port	
	AN4				Analog input pin of A/D converter	
115	P35_6	I/O	B	PPMUX.PS5=0	General-purpose input/output port	
	SCK9				Clock input/output pin of USART9	
	OR					
	P29_5	I/O	B	PPMUX.PS5=1	General-purpose input/output port	
	AN5				Analog input pin of A/D converter	
116, 117	P29_6, P29_7	I/O	B	-	General-purpose input/output ports	
	AN6, AN7				Analog input pins of A/D converter	
118 to 121	P24_0 to P24_3	I/O	B	PPMUX.PS2=0 and PPMUX.PR0=0	General-purpose input/output ports	
	INT0 to INT3				External interrupt input pins	
	OR					
	P28_0 to P28_3	I/O	B	PPMUX.PS2=1 or PPMUX.PR0=1	General-purpose input/output ports	
	AN8 to AN11				Analog input pins of A/D converter	
122	P24_4	I/O	D	PPMUX.PS2=0 and PPMUX.PR0=0	General-purpose input/output port	
	INT4				External interrupt input pin	
	SDA2				I <sup>2</sup> C bus DATA input/output pin (open drain)	
	OR					
	P28_4	I/O	D	PPMUX.PS2=1 or PPMUX.PR0=1	General-purpose input/output port	
AN12	Analog input pin of A/D converter					



Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
123	P24_5	I/O	D	PPMUX.PS2=0 and PPMUX.PR0=0	General-purpose input/output port	
	INT5				External interrupt input pin	
	SCL2				I <sup>2</sup> C bus clock input/output pin (open drain)	
	OR					
	P28_5	I/O	D	PPMUX.PS2=1 or PPMUX.PR0=1	General-purpose input/output port	
	AN13				Analog input pin of A/D converter	
124	P24_6	I/O	D	PPMUX.PS2=0 and PPMUX.PR0=0	General-purpose input/output port	
	INT6				External interrupt input pin	
	SDA3				I <sup>2</sup> C bus DATA input/output pin (open drain)	
	OR					
	P28_6	I/O	D	PPMUX.PS2=1 or PPMUX.PR0=1	General-purpose input/output port	
	AN14				Analog input pin of A/D converter	
125	P24_7	I/O	C	PPMUX.PS2=0 and PPMUX.PR0=0	General-purpose input/output port	
	INT7				External interrupt input pin	
	SCL3				I <sup>2</sup> C bus clock input/output pin (open drain)	
	OR					
	P28_7	I/O	B	PPMUX.PS2=1 or PPMUX.PR0=1	General-purpose input/output port	
	AN15				Analog input pin of A/D converter	
128, 129	P16_0, P16_1	I/O	A	PPMUX.PS1=0 and_not (PPMUX.PR11=1 and PPMUX.PRPS0=1)	General-purpose input/output ports	
	PPG8, PPG9				Output pins of PPG timer	
	OR					
	P27_0, P27_1	I/O	A	PPMUX.PS1=1 or (PPMUX.PR11=1 and PPMUX.PRPS0=1)	General-purpose input/output ports	
	AN16, AN17				Analog input pins of A/D converter	
	130	P20_0	I/O	A	PPMUX.PS1=0 and_not (PPMUX.PR12=1 and PPMUX.PRPS0=1)	General-purpose input/output port
SIN2		Data input pin of USART2				
AIN0		Up/down counter input pin				
OR						
P27_2		I/O	A	PPMUX.PS1=1 or (PPMUX.PR12=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
AN18					Analog input pin of A/D converter	

Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
131	P20_1	I/O	A	PPMUX.PS1=0 and_not (PPMUX.PR13=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	SOT2				Data output pin of USART2	
	BIN0				Up/down counter input pin	
	OR					
	P27_3	I/O	A	PPMUX.PS1=1 or (PPMUX.PR13=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	AN19				Analog input pin of A/D converter	
132	P20_2	I/O	A	PPMUX.PS1=0 and_not (PPMUX.PR14=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	SCK2				Clock input/output pin of USART2	
	ZIN0				Up/down counter input pin	
	CK2				External clock input pin of free-run timer 2	
	OR					
	P27_4	I/O	A	PPMUX.PS1=1 or (PPMUX.PR14=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
AN20	Analog input pin of A/D converter					
133	P20_4	I/O	A	PPMUX.PS1=0 and_not (PPMUX.PR15=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	SIN3				Data input pin of USART3	
	AIN1				Up/down counter input pin	
	OR					
	P27_5	I/O	A	PPMUX.PS1=1 or (PPMUX.PR15=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	AN21				Analog input pin of A/D converter	
134	P20_5	I/O	A	PPMUX.PS1=0 and_not (PPMUX.PR16=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	SOT3				Data output pin of USART3	
	BIN1				Up/down counter input pin	
	OR					
	P27_6	I/O	A	PPMUX.PS1=1 or (PPMUX.PR16=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	AN22				Analog input pin of A/D converter	



Pin no.	Pin name	I/O	I/O circuit type*	MUX	Function	
135	P20_6	I/O	A	PPMUX.PS1=0 and_not (PPMUX.PR17=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
	SCK3				Clock input/output pin of USART3	
	ZIN1				Up/down counter input pin	
	CK3				External clock input pin of free-run timer 3	
	OR					
	P27_7	I/O	A	PPMUX.PS1=1 or (PPMUX.PR17=1 and PPMUX.PRPS0=1)	General-purpose input/output port	
AN23	Analog input pin of A/D converter					
136 to 143	P07_0 to P07_7	I/O	A	PPMUX.PS0=0	General-purpose input/output ports	
	A0 to A7				Signal pins of external address bus (bit0 to bit7)	
	OR					
	P26_0 to P26_7	I/O	A	PPMUX.PS0=1	General-purpose input/output ports	
AN24 to AN31	Analog input pins of A/D converter					



\* : For information about the I/O circuit type, refer to [4. I/O Circuit Types](#).



**[Power supply/Ground pins]**





Pin no.	Pin name	I/O	Function
1, 19, 37, 55, 73, 81, 86, 91, 109, 127	VSS5	Supply	Ground pins
18, 36, 144	VDD35		Power supply pins for external data bus
54, 72, 90, 108, 126	VDD5		Power supply pins
88, 89	VDD5R		Power supply pins for internal regulator
105	AVSS5		Analog ground pin for A/D converter
107	AVCC5		Power supply pin for A/D converter
106	AVRH5		Reference power supply pin for A/D converter
87	VCC18C		Capacitor connection pin for internal regulator

**4. I/O Circuit Types**



Type	Circuit	Remarks
A		<p>CMOS level output            (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math>            and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)            2 different CMOS hysteresis inputs with input shutdown function            Automotive input with input shutdown function            TTL input with input shutdown function            Programmable pull-up resistor: 50k<math>\Omega</math> approx.</p>
B		<p>CMOS level output            (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math>            and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)            2 different CMOS hysteresis inputs with input shutdown function            Automotive input with input shutdown function)            TTL input with input shutdown function            Programmable pull-up resistor: 50k<math>\Omega</math> approx.            Analog input</p>



Type	Circuit	Remarks
C	 <p>pull-up control</p> <p>data line</p> <p>pull-down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p>	<p>CMOS level output (<math>I_{OL} = 3\text{mA}</math>, <math>I_{OH} = -3\text{mA}</math>)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50k<math>\Omega</math> approx.</p>
D	 <p>pull-up control</p> <p>data line</p> <p>pull-down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p> <p>analog input</p>	<p>CMOS level output (<math>I_{OL} = 3\text{mA}</math>, <math>I_{OH} = -3\text{mA}</math>)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50k<math>\Omega</math> approx.</p> <p>Analog input</p>

Type	Circuit	Remarks
E	 <p>pull-up control</p> <p>driver strength control</p> <p>data line</p> <p>pull-down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p>	<p>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>, and <math>I_{OL} = 30\text{mA}</math>, <math>I_{OH} = -30\text{mA}</math>)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50kΩ approx.</p>
F	 <p>pull-up control</p> <p>driver strength control</p> <p>data line</p> <p>pull-down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p> <p>analog input</p>	<p>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>, and <math>I_{OL} = 30\text{mA}</math>, <math>I_{OH} = -30\text{mA}</math>)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50kΩ approx.</p> <p>Analog input</p>

Type	Circuit	Remarks
G		Mask ROM and EVA device: CMOS Hysteresis input pin Flash device: CMOS input pin 12 V withstand (for MD [2:0])
H		CMOS Hysteresis input pin Pull-up resistor value: 50 kΩ approx.
J1		High-speed oscillation circuit: <ul style="list-style-type: none"> <li>• Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin)</li> <li>• Feedback resistor = approx. 2 * 0.5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode.</li> </ul>
J2		Low-speed oscillation circuit: <ul style="list-style-type: none"> <li>• Feedback resistor = approx. 2 * 5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled.</li> </ul>



Type	Circuit	Remarks
K	 <p>pull-up control</p> <p>driver strength control</p> <p>data line</p> <p>pull-down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p> <p>LCD SEG/COM</p>	<p>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50k<math>\Omega</math> approx.</p> <p>LCD SEG/COM output</p>
L	 <p>pull-up control</p> <p>driver strength control</p> <p>data line</p> <p>pull-down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p> <p>VLCD</p>	<p>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function)</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50k<math>\Omega</math> approx.</p> <p>Analog input</p> <p>LCD Voltage input</p>

Type	Circuit	Remarks
M		<p>CMOS level tri-state output  <math>(I_{OL} = 5\text{mA}, I_{OH} = -5\text{mA})</math></p>
N		<p>Analog input pin with protection</p>

## 5. Port Multiplexing

### 5.1 PPMUX Register

MB91F467TA and MB91F469TA use port multiplexing. This means that there are more implemented resources than actual pins. Which ports/resources are multiplexed to which pin depends on the PPMUX register setting.


0x049A	15	14	13	12	11	10	9	8
	PR17	PR16	PR15	PR14	PR13	PR12	PR11	PR10
0x049B	7	6	5	4	3	2	1	0
	PRPS0	PR0	PS5	PS4	PS3	PS2	PS1	PS0

The PPMUX register can only be written as a half-word. It is writable only once.

The PPMUX register is reset by INIT or by a soft reset (the initial value is 0x0000 then).

Note: Port relocation (via PRx) always has higher priority than Port Switching (via PSx).

## 5.2 Multiplex Pinout MB91F467TA, MB91F469TA



## 6. Handling Devices

### 6.1 Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than ( $V_{DD5}$ ,  $V_{DD35}$ ) or less than ( $V_{SS5}$ ) is applied to an input or output pin or if a voltage exceeding the rating is applied between the power supply pins and ground pins. If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, be very careful not to apply voltages in excess of the absolute maximum ratings.

### 6.2 Handling of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor ( $2K\Omega$  to  $10K\Omega$ ) or enable internal pullup or pulldown resistors (PPER/PPCR) before the input enable (PORTEN) is activated by software. The mode pins MD\_x can be connected to  $V_{SS5}$  or  $V_{DD5}$  directly. Unused ALARM input pins can be connected to  $AV_{SS5}$  directly.

### 6.3 Power supply pins

In MB91460T series, devices including multiple power supply pins and ground pins are designed as follows; pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. All of the power supply pins and ground pins must be externally connected to the power supply and ground respectively in order to reduce unnecessary radiation, to prevent strobe signal malfunctions due to the ground level rising and to follow the total output current ratings. Furthermore, the power supply pins and ground pins of the MB91460T series must be connected to the current supply source via a low impedance.

It is also recommended to connect a ceramic capacitor of approximately  $0.1 \mu F$  as a bypass capacitor between power supply pin and ground pin near this device.

This series has a built-in step-down regulator. Connect a bypass capacitor of  $4.7 \mu F$  (use a X7R ceramic capacitor) to VCC18C pin for the regulator.

### 6.4 Crystal oscillator circuit

Noise in proximity to the X0 (X0A) and X1 (X1A) pins can cause the device to operate abnormally. Printed circuit boards should be designed so that the X0 (X0A) and X1 (X1A) pins, and crystal oscillator, as well as bypass capacitors connected to ground, are located near the device and ground.


It is recommended that the printed circuit board layout be designed such that the X0 and X1 pins or X0A and X1A pins are surrounded by ground plane for the stable operation.

Please request the oscillator manufacturer to evaluate the oscillational characteristics of the crystal and this device.

### 6.5 Notes on using external clock

When using the external clock, it is necessary to simultaneously supply the X0 (X0A) and the X1 (X1A) pins. In the described combination, X1 (X1A) should be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. At X0 and X1, a frequency up to 16 MHz is possible.

#### Example of using opposite phase supply



### 6.6 Mode pins (MD\_x)

These pins should be connected directly to the power supply or ground pins. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and power supply pin or ground pin on the printed circuit board as possible and connect them with low impedance.

### **6.7 Notes on operating in PLL clock mode**

If the oscillator is disconnected or the clock input stops when the PLL clock is selected, the microcontroller may continue to operate at the free-running frequency of the self-oscillating circuit of the PLL. However, this self-running operation cannot be guaranteed.

### **6.8 Pull-up control**

The AC standard is not guaranteed in case a pull-up resistor is connected to the pin serving as an external bus pin.

### **6.9 Notes on PS register**

As the PS register is processed in advance by some instructions, when the debugger is being used, the exception handling may result in execution breaking in an interrupt handling routine or the displayed values of the flags in the PS register being updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, the operation before and after the EIT always proceeds according to specification.

#### **The following behavior may occur if any of the following occurs in the instruction immediately after a DIV0U/DIV0S instruction:**

- (a) a user interrupt or NMI is accepted;
- (b) single-step execution is performed;
- (c) execution breaks due to a data event or from the emulator menu.
  - 1. D0 and D1 flags are updated in advance.
  - 2. An EIT handling routine (user interrupt/NMI or emulator) is executed.
  - 3. Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as those in 1.

#### **The following behavior occurs when an ORCCR, STILM, MOV Ri,PS instruction is executed to enable a user interrupt or NMI source while that interrupt is in the active state.**

- 1. The PS register is updated in advance.
- 2. An EIT handling routine (user interrupt/NMI or emulator) is executed.
- 3. Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in 1.

## **7. Notes on Debugger**

### **7.1 Execution of the RETI Command**

If single-step execution is used in an environment where an interrupt occurs frequently, the corresponding interrupt handling routine will be executed repeatedly to the exclusion of other processing. This will prevent the main routine and the handlers for low priority level interrupts from being executed (For example, if the time-base timer interrupt is enabled, stepping over the RETI instruction will always break on the first line of the time-base timer interrupt handler).

Disable the corresponding interrupts when the corresponding interrupt handling routine no longer needs debugging.

### **7.2 Break function**

If the range of addresses that cause a hardware break (including event breaks) is set to the address of the current system stack pointer or to an area that contains the stack pointer, execution will break after each instruction regardless of whether the user program actually contains data access instructions.


To prevent this, do not set (word) access to the area containing the address of the system stack pointer as the target of the hardware break (including an event breaks).

### **7.3 Operand break**

It may cause malfunctions if a stack pointer exists in the area which is set as the DSU operand break. Do not set the access to the areas containing the address of system stack pointer as a target of data event break.

## 8. Block Diagram

### 8.1 MB91F467TA, MB91F469TA





## 9. CPU and Control Unit

The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for embedded applications.

### 9.1 Features


- Adoption of RISC architecture  
Basic instruction: 1 instruction per cycle
- General-purpose registers: 32-bit × 16 registers
- 4 Gbytes linear memory space
- Multiplier installed  
32-bit × 32-bit multiplication: 5 cycles  
16-bit × 16-bit multiplication: 3 cycles
- Enhanced interrupt processing function  
Quick response speed (6 cycles)  
Multiple-interrupt support  
Level mask function (16 levels)
- Enhanced instructions for I/O operation  
Memory-to-memory transfer instruction  
Bit processing instruction  
Basic instruction word length: 16 bits
- Low-power consumption  
Sleep mode/stop mode

### 9.2 Internal architecture

- The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.
- A 32-bit ↔ 16-bit buffer is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.
- A Harvard ↔ Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between the CPU and the bus controller.


**9.3 Programming model**

*9.3.1 Basic programming model*



**9.4 Registers**

**9.4.1 General-purpose register**



Registers R0 to R15 are general-purpose registers. These registers can be used as accumulators for computation operations and as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13 : Virtual accumulator

R14 : Frame pointer


R15 : Stack pointer

Initial values at reset are undefined for R0 to R14. The value for R15 is 00000000<sub>H</sub> (SSP value).


**9.4.2 PS (Program Status)**

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All undefined bits (-) in the diagram are reserved bits. The read values are always "0". Write access to these bits is invalid.




**9.4.3 CCR (Condition Code Register)**




- SV : Supervisor flag
- S : Stack flag
- I : Interrupt enable flag
- N : Negative enable flag
- Z : Zero flag
- V : Overflow flag
- C : Carry flag

**9.4.4 SCR (System Condition Register)**




- Flag for step division (D1, D0)  
This flag stores interim data during execution of step division.
- Step trace trap flag (T)  
This flag indicates whether the step trace trap is enabled or disabled.  
The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.

**9.4.5 ILM (Interrupt Level Mask register)**




This register stores interrupt level mask values, and the values stored in ILM4 to ILM0 are used for level masking. The register is initialized to value "01111<sub>B</sub>" at reset.

**9.4.6 PC (Program Counter)**




The program counter indicates the address of the instruction that is being executed. The initial value at reset is undefined.

**9.4.7 TBR (Table Base Register)**




The table base register stores the starting address of the vector table used in EIT processing. The initial value at reset is 000FFC00<sub>H</sub>.

**9.4.8 RP (Return Pointer)**



The return pointer stores the address for return from subroutines. During execution of a CALL instruction, the PC value is transferred to this RP register. During execution of a RET instruction, the contents of the RP register are transferred to PC. The initial value at reset is undefined.


**9.4.9 USP (User Stack Pointer)**



The user stack pointer, when the S flag is “1”, this register functions as the R15 register.

- The USP register can also be explicitly specified. The initial value at reset is undefined.
- This register cannot be used with RETI instructions.

**9.4.10 Multiply & divide registers**



These registers are for multiplication and division, and are each 32 bits in length. The initial value at reset is undefined.

## **10. Embedded Program/Data Memory (Flash)**

### **10.1 Flash features**

- MB91F467TA: 1088 Kbytes ( $16 \times 64$  Kbytes +  $8 \times 8$  Kbytes = 8.5 Mbits)
- MB91F469TA: 2112 Kbytes ( $32 \times 64$  Kbytes +  $8 \times 8$  Kbytes = 16.5 Mbits)
- Programmable wait state for read/write access
- MB91F467TA: Flash and Boot security with security vector at 0x0014:8000 - 0x0014:800F
- MB91F469TA: Flash and Boot security with security vector at 0x0024:8000 - 0x0024:800F
- Boot security
- Basic specification: Same as MBM29LV400TC (except size and part of sector configuration)

### **10.2 Operation modes**

1. 64-bit CPU mode:
  - CPU reads and executes programs in word (32-bit) length units.
  - Flash writing is not possible.
  - Actual Flash Memory access is performed in d-word (64-bit) length units.
2. 32-bit CPU mode :
  - CPU reads, writes and executes programs in word (32-bit) length units.
  - Actual Flash Memory access is performed in word (32-bit) length units.
3. 16-bit CPU mode :
  - CPU reads and writes in half-word (16-bit) length units.
  - Program execution from the Flash is not possible.
  - Actual Flash Memory access is performed in half-word (16-bit) length units.

Note: The operation mode of the flash memory can be selected using a Boot-ROM function. The function start address is 0xBF60. The parameter description is given in the Hardware Manual in chapter 54.6 "Flash Access Mode Switching".

**10.3 Flash access in CPU mode**

*10.3.1 Flash configuration*

*Flash memory map MB91F467TA*

Address									
0014:FFFFh 0014:C000h	SA6 (8KB)				SA7 (8KB)				ROMS7
0014:BFFFh 0014:8000h	SA4 (8KB)				SA5 (8KB)				
0014:7FFFh 0014:4000h	SA2 (8KB)				SA3 (8KB)				
0014:3FFFh 0014:0000h	SA0 (8KB)				SA1 (8KB)				
0013:FFFFh 0012:0000h	SA22 (64KB)				SA23 (64KB)				ROMS6
0011:FFFFh 0010:0000h	SA20 (64KB)				SA21 (64KB)				
000F:FFFFh 000E:0000h	SA18 (64KB)				SA19 (64KB)				ROMS5
000D:FFFFh 000C:0000h	SA16 (64KB)				SA17 (64KB)				ROMS4
000B:FFFFh 000A:0000h	SA14 (64KB)				SA15 (64KB)				ROMS3
0009:FFFFh 0008:0000h	SA12 (64KB)				SA13 (64KB)				ROMS2
0007:FFFFh 0006:0000h	SA10 (64KB)				SA11 (64KB)				ROMS1
0005:FFFFh 0004:0000h	SA8 (64KB)				SA9 (64KB)				ROMS0
	addr+0	addr+1	addr+2	addr+3	addr+4	addr+5	addr+6	addr+7	
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
32bit read/write	dat[31:0]				dat[31:0]				
64bit read	dat[63:0]								

## Flash memory map MB91F469TA

Address									
0024:FFFFh 0024:C000h	SA6 (8KB)				SA7 (8KB)				ROMS10
0024:BFFFh 0024:8000h	SA4 (8KB)				SA5 (8KB)				
0024:7FFFh 0024:4000h	SA2 (8KB)				SA3 (8KB)				
0024:3FFFh 0024:0000h	SA0 (8KB)				SA1 (8KB)				
0023:FFFFh 0022:0000h	SA38 (64KB)				SA39 (64KB)				ROMS9
0021:FFFFh 0020:0000h	SA36 (64KB)				SA37 (64KB)				
001F:FFFFh 001E:0000h	SA34 (64KB)				SA35 (64KB)				ROMS8
001D:FFFFh 001C:0000h	SA32 (64KB)				SA33 (64KB)				
001B:FFFFh 001A:0000h	SA30 (64KB)				SA31 (64KB)				ROMS7
0019:FFFFh 0018:0000h	SA28 (64KB)				SA29 (64KB)				
0017:FFFFh 0016:0000h	SA26 (64KB)				SA27 (64KB)				ROMS6
0015:FFFFh 0014:0000h	SA24 (64KB)				SA25 (64KB)				
0013:FFFFh 0012:0000h	SA22 (64KB)				SA23 (64KB)				ROMS5
0011:FFFFh 0010:0000h	SA20 (64KB)				SA21 (64KB)				
000F:FFFFh 000E:0000h	SA18 (64KB)				SA19 (64KB)				ROMS4
000D:FFFFh 000C:0000h	SA16 (64KB)				SA17 (64KB)				
000B:FFFFh 000A:0000h	SA14 (64KB)				SA15 (64KB)				ROMS3
0009:FFFFh 0008:0000h	SA12 (64KB)				SA13 (64KB)				
0007:FFFFh 0006:0000h	SA10 (64KB)				SA11 (64KB)				ROMS2
0005:FFFFh 0004:0000h	SA8 (64KB)				SA9 (64KB)				
	addr+0	addr+1	addr+2	addr+3	addr+4	addr+5	addr+6	addr+7	
16bit write mode	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
32bit write mode	dat[31:0]				dat[31:0]				



### 10.3.2 Flash access timing settings in CPU mode

The following tables list all settings for a given maximum Core Frequency (through the setting of CLKB or maximum clock modulation) for Flash read and write access.

#### Flash read timing settings for MB91F467TA (synchronous read)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC
to 24 MHz	0	0	0	-	1
to 48 MHz	0	0	1	-	2
to 100 MHz	1	1	3	-	4

#### Flash write timing settings for MB91F467TA (synchronous write)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC
to 16 MHz	0	-	-	0	3
to 32 MHz	0	-	-	0	4
to 48 MHz	0	-	-	0	5
to 64 MHz	1	-	-	0	6
to 96 MHz	1	-	-	0	7
to 100 MHz	1	-	-	1	8

#### Flash read timing settings for MB91F469TA (synchronous read)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Flash/Main supply voltage
to 24 MHz	0	0	0	-	1	1.9V <sup>*1</sup>
to 48 MHz	0	0	1	-	2	1.9V <sup>*1</sup>
to 100 MHz	1	1	3	-	4	1.9V <sup>*1</sup>

\*1: In order to enter this mode, please set REGSEL\_FLASHSEL=1 and REGSEL\_MAINSEL=1.

#### Flash write timing settings for MB91F469TA (synchronous write)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Flash/Main supply voltage
to 16 MHz	0	-	-	0	3	1.9V <sup>*1</sup>
to 32 MHz	0	-	-	0	4	1.9V <sup>*1</sup>
to 48 MHz	0	-	-	0	5	1.9V <sup>*1</sup>
to 64 MHz	1	-	-	0	6	1.9V <sup>*1</sup>
to 96 MHz	1	-	-	0	7	1.9V <sup>*1</sup>
to 100 MHz	1	-	-	1	8	1.9V <sup>*1</sup>

\*1: In order to enter this mode, please set REGSEL\_FLASHSEL=1 and REGSEL\_MAINSEL=1.

### 10.3.3 Address mapping from CPU to parallel programming mode

The following tables show the calculation from CPU addresses to flash macro addresses which are used in parallel programming.

#### Address mapping MB91F467TA

CPU Address (addr)	Condition	Flash sectors	FA (flash address) Calculation
14:0000h to 14:FFFFh	addr[2]==0	SA0, SA2, SA4, SA6 (8 Kbyte)	$FA := \text{addr} - \text{addr}\%00:4000\text{h} + (\text{addr}\%00:4000\text{h})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 - 05:0000\text{h}$
14:0000h to 14:FFFFh	addr[2]==1	SA1, SA3, SA5, SA7 (8 Kbyte)	$FA := \text{addr} - \text{addr}\%00:4000\text{h} + (\text{addr}\%00:4000\text{h})/2 + 00:2000\text{h} - (\text{addr}/2)\%4 + \text{addr}\%4 - 05:0000\text{h}$
04:0000h to 13:FFFFh	addr[2]==0	SA8, SA10, SA12, SA14, SA16, SA18, SA20, SA22 (64 Kbyte)	$FA := \text{addr} - \text{addr}\%02:0000 + (\text{addr}\%02:0000\text{h})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 + 0C:0000\text{h}$
04:0000h to 13:FFFFh	addr[2]==1	SA9, SA11, SA13, SA15, SA17, SA19, SA21, SA23 (64 Kbyte)	$FA := \text{addr} - \text{addr}\%02:0000\text{h} + (\text{addr}\%02:0000\text{h})/2 + 01:0000\text{h} - (\text{addr}/2)\%4 + \text{addr}\%4 + 0C:0000\text{h}$

Note: FA result is without 20:0000h offset for parallel Flash programming.

Set offset by keeping FA[21] = 1 as described in section "Parallel Flash programming mode".

#### Address mapping MB91F469TA

CPU Address (addr)	Condition	Flash sectors	FA (flash address) Calculation
24:0000h to 24:FFFFh	addr[2]==0	SA0, SA2, SA4, SA6 (8 Kbyte)	$FA := \text{addr} - \text{addr}\%00:4000\text{h} + (\text{addr}\%00:4000\text{h})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 - 05:0000\text{h}$
24:0000h to 24:FFFFh	addr[2]==1	SA1, SA3, SA5, SA7 (8 Kbyte)	$FA := \text{addr} - \text{addr}\%00:4000\text{h} + (\text{addr}\%00:4000\text{h})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 - 05:0000\text{h} + 00:2000\text{h}$
04:0000h to 23:FFFFh	addr[2]==0	SA8, SA10, SA12, SA14, SA16, SA18, SA20, SA22, SA24, SA26, SA28, SA30, SA32, SA34, SA36, SA38 (64 Kbyte)	$FA := \text{addr} - \text{addr}\%02:0000 + (\text{addr}\%02:0000\text{h})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 + 1C:0000\text{h}$
04:0000h to 23:FFFFh	addr[2]==1	SA9, SA11, SA13, SA15, SA17, SA19, SA21, SA23, SA25, SA27, SA29, SA31, SA33, SA35, SA37, SA39 (64 Kbyte)	$FA := \text{addr} - \text{addr}\%02:0000\text{h} + (\text{addr}\%02:0000\text{h})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 + 1C:0000\text{h} + 01:0000\text{h}$

Note: FA result is without 40:0000h offset for parallel Flash programming.

Set offset by keeping FA[22] = 1 as described in section "Parallel Flash programming mode".

## 10.4 Parallel Flash programming mode

### 10.4.1 Flash configuration in parallel Flash programming mode

Parallel Flash programming mode (MD[2:0] = 111):

#### MB91F467TA

FA[21:0]		
003F:FFFFh 003F:0000h	SA23 (64KB)	
003E:FFFFh 003E:0000h	SA22 (64KB)	
003D:FFFFh 003D:0000h	SA21 (64KB)	
003C:FFFFh 003C:0000h	SA20 (64KB)	
003B:FFFFh 003B:0000h	SA19 (64KB)	
003A:FFFFh 003A:0000h	SA18 (64KB)	
0039:FFFFh 0039:0000h	SA17 (64KB)	
0038:FFFFh 0038:0000h	SA16 (64KB)	
0037:FFFFh 0037:0000h	SA15 (64KB)	
0036:FFFFh 0036:0000h	SA14 (64KB)	
0035:FFFFh 0035:0000h	SA13 (64KB)	
0034:FFFFh 0034:0000h	SA12 (64KB)	
0033:FFFFh 0033:0000h	SA11 (64KB)	
0032:FFFFh 0032:0000h	SA10 (64KB)	
0031:FFFFh 0031:0000h	SA9 (64KB)	
0030:FFFFh 0030:0000h	SA8 (64KB)	
002F:FFFFh 002F:E000h	SA7 (8KB)	
002F:DFFFh 002F:C000h	SA6 (8KB)	
002F:BFFFh 002F:A000h	SA5 (8KB)	
002F:9FFFh 002F:8000h	SA4 (8KB)	
002F:7FFFh 002F:6000h	SA3 (8KB)	
002F:5FFFh 002F:4000h	SA2 (8KB)	
002F:3FFFh 002F:2000h	SA1 (8KB)	
002F:1FFFh 002F:0000h	SA0 (8KB)	
	FA[1:0]=00	FA[1:0]=10
16bit write mode	DQ[15:0]	DQ[15:0]

## MB91F469TA

FA[21:0]		
003F:FFFFh 003F:0000h	SA39 (64KB)	
003E:FFFFh 003E:0000h	SA38 (64KB)	
003D:FFFFh 003D:0000h	SA37 (64KB)	
003C:FFFFh 003C:0000h	SA36 (64KB)	
003B:FFFFh 003B:0000h	SA35 (64KB)	
003A:FFFFh 003A:0000h	SA34 (64KB)	
0039:FFFFh 0039:0000h	SA33 (64KB)	
0038:FFFFh 0038:0000h	SA32 (64KB)	
0037:FFFFh 0037:0000h	SA31 (64KB)	
0036:FFFFh 0036:0000h	SA30 (64KB)	
0035:FFFFh 0035:0000h	SA29 (64KB)	
0034:FFFFh 0034:0000h	SA28 (64KB)	
0033:FFFFh 0033:0000h	SA27 (64KB)	
0032:FFFFh 0032:0000h	SA26 (64KB)	
0031:FFFFh 0031:0000h	SA25 (64KB)	
0030:FFFFh 0030:0000h	SA24 (64KB)	
002F:FFFFh 002F:0000h	SA23 (64KB)	
002E:FFFFh 002E:0000h	SA22 (64KB)	
002D:FFFFh 002D:0000h	SA21 (64KB)	
002C:FFFFh 002C:0000h	SA20 (64KB)	
002B:FFFFh 002B:0000h	SA19 (64KB)	
002A:FFFFh 002A:0000h	SA18 (64KB)	
0029:FFFFh 0029:0000h	SA17 (64KB)	
0028:FFFFh 0028:0000h	SA16 (64KB)	
0027:FFFFh 0027:0000h	SA15 (64KB)	
0026:FFFFh 0026:0000h	SA14 (64KB)	
0025:FFFFh 0025:0000h	SA13 (64KB)	
0024:FFFFh 0024:0000h	SA12 (64KB)	
0023:FFFFh 0023:0000h	SA11 (64KB)	
0022:FFFFh 0022:0000h	SA10 (64KB)	
0021:FFFFh 0021:0000h	SA9 (64KB)	
0020:FFFFh 0020:0000h	SA8 (64KB)	
001F:FFFFh 001F:E000h	SA7 (8KB)	
001F:DFFFh 001F:C000h	SA6 (8KB)	
001F:BFFFh 001F:A000h	SA5 (8KB)	
001F:9FFFh 001F:8000h	SA4 (8KB)	
001F:7FFFh 001F:6000h	SA3 (8KB)	
001F:5FFFh 001F:4000h	SA2 (8KB)	
001F:3FFFh 001F:2000h	SA1 (8KB)	
001F:1FFFh 001F:0000h	SA0 (8KB)	
16bit write mod	FA[1:0]=00	FA[1:0]=10
	DQ[15:0]	DQ[15:0]

Remark: Always keep FA[0] = 0 and FA[22] = 1

#### 10.4.2 Pin connections in parallel programming mode

Resetting after setting the MD[2:0] pins to [111] will halt CPU functioning. At this time, the Flash memory's interface circuit enables direct control of the Flash memory unit from external pins by directly linking some of the signals to General Purpose Ports. Please see table below for signal mapping.

In this mode, the Flash memory appears to the external pins as a stand-alone unit. This mode is generally set when writing/erasing using the parallel Flash programmer. In this mode, all operations of the 8.5 Mbits Flash memory's Auto Algorithms are available.

Correspondence between MBM29LV400TC and Flash Memory Control Signals

MBM29LV400TC External pins	FR-CPU mode	MB91F467TA external pins			Comment
		Flash memory mode	Normal function	Pin number	
-	INITX	-	INITX	84	
RESET	-	FRSTX	NMIX	85	
-	-	MD_2	MD_2	76	Set to '1'
-	-	MD_1	MD_1	75	Set to '1'
-	-	MD_0	MD_0	74	Set to '1'
RY/BY	FMCS:RDY bit	RY/BYX	GP19_0	92	
BYTE	Internally fixed to 'H'	BYTEX	GP19_2	94	
WE	Internal control signal + control via interface circuit	WEX	GP18_0	98	
OE		OEX	GP19_6	97	
CE		CEX	GP19_5	96	
-		ATDIN	MD03	78	Set to '0'
-		EQIN	MONCLK	77	Set to '0'
-		TESTX	GP19_4	95	Set to '1'
-		RDYI	GP19_1	93	Set to '0'
A-1		Internal address bus	FA0	GP17_5	104
A0 to A3	FA1 to FA4		GP06_0 to GP06_3	2 to 5	
A4 to A7	FA5 to FA8		GP06_4 to GP06_7	6 to 9	
A8 to A11	FA9 to FA12		GP05_0 to GP05_3	10 to 13	
A12 to A15	FA13 to FA16		GP05_4 to GP05_7	14 to 17	
A16 to A19	FA17 to FA20		GP18_1, GP18_2, GP18_4, GP18_5	99 to 102	
-	FA21		GP18_6	103	Set to '1'
DQ0 to DQ7	Internal data bus	DQ0 to DQ7	GP01_0 to GP01_7	20 to 27	
DQ8 to DQ15		DQ8 to DQ15	GP00_0 to GP00_7	28 to 35	

MBM29LV400TC External pins	FR-CPU mode	MB91F469TA external pins			Comment
		Flash memory mode	Normal function	Pin number	
-	INITX	-	INITX	84	
RESET	-	FRSTX	NMIX	85	
-	-	MD_2	MD_2	76	Set to '1'
-	-	MD_1	MD_1	75	Set to '1'
-	-	MD_0	MD_0	74	Set to '1'
RY/BY	FMCS:RDY bit	RY/BYX	GP19_0	92	
BYTE	Internally fixed to 'H'	BYTEX	GP19_2	94	
WE	Internal control signal + control via interface circuit	WEX	GP18_0	98	
OE		OEX	GP19_6	97	
CE		CEX	GP19_5	96	
-		ATDIN	MD03	78	Set to '0'
-		EQIN	MONCLK	77	Set to '0'
-		TESTX	GP19_4	95	Set to '1'
-		RDYI	GP19_1	93	Set to '0'
A-1	Internal address bus	FA0	GP17_5	104	Set to '0'
A0 to A7		FA1 to FA8	GP06_0 to GP06_7	2 to 9	
A8 to A15		FA9 to FA16	GP05_0 to GP05_7	10 to 17	
A16 to A19		FA17 to FA21	GP18_1, GP18_2, GP18_4, GP18_5, GP18_6	99 to 103	
-		FA22	GP35_0	110	Set to '1'
DQ0 to DQ7	Internal data bus	DQ0 to DQ7	GP01_0 to GP01_7	20 to 27	
DQ8 to DQ15		DQ8 to DQ15	GP00_0 to GP00_7	28 to 35	

## 10.5 Poweron Sequence in parallel programming mode

The flash memory can be accessed in programming mode after a certain wait time, which is needed for Security Vector fetch:

- Minimum wait time after VDD5/VDD5R power on: 2.76 ms
- Minimum wait time after INITX rising: 1.0 ms

## 10.6 Flash Security

### 10.6.1 Vector addresses

Two Flash Security Vectors (FSV1, FSV2) are located parallel to the Boot Security Vectors (BSV1, BSV2) controlling the protection functions of the Flash Security Module:

For MB91F467TA:

FSV1: 0x14:8000            BSV1: 0x14:8004  
 FSV2: 0x14:8008            BSV2: 0x14:800C

For MB91F469TA:

FSV1: 0x24:8000            BSV1: 0x24:8004  
 FSV2: 0x24:8008            BSV2: 0x24:800C

### 10.6.2 Security Vector FSV1

The setting of the Flash Security Vector FSV1 is responsible for the read and write protection modes and the individual write protection of the 8 Kbytes sectors.

#### FSV1 (bit31 to bit16)

The setting of the Flash Security Vector FSV1 bits [31:16] is responsible for the read and write protection modes.

Explanation of the bits in the Flash Security Vector FSV1 [31:16]

FSV1[31:19]	FSV1[18] Write Protection Level	FSV1[17] Write Protection	FSV1[16] Read Protection	Flash Security Mode
set all to "0"	set to "0"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "0"	set to "1"	set to "0"	Write Protection (all device modes, without exception)
set all to "0"	set to "0"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000") and Write Protection (all device modes)
set all to "0"	set to "1"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "0"	Write Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000") and Write Protection (all device modes except INTVEC mode MD[2:0] = "000")

## FSV1 (bit15 to bit0)

The setting of the Flash Security Vector FSV1 bits [15:0] is responsible for the individual write protection of the 8 Kbytes sectors. It is only evaluated if write protection bit FSV1[17] is set.

### Explanation of the bits in the Flash Security Vector FSV1 [15:0]

FSV1 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV1[0]	SA0	set to "0"	set to "1"	
FSV1[1]	SA1	set to "0"	set to "1"	
FSV1[2]	SA2	set to "0"	set to "1"	
FSV1[3]	SA3	set to "0"	set to "1"	
FSV1[4]	SA4	set to "0"	—	Write protection is mandatory!
FSV1[5]	SA5	set to "0"	set to "1"	
FSV1[6]	SA6	set to "0"	set to "1"	
FSV1[7]	SA7	set to "0"	set to "1"	
FSV1[8]	—	set to "0"	set to "1"	not available
FSV1[9]	—	set to "0"	set to "1"	not available
FSV1[10]	—	set to "0"	set to "1"	not available
FSV1[11]	—	set to "0"	set to "1"	not available
FSV1[12]	—	set to "0"	set to "1"	not available
FSV1[13]	—	set to "0"	set to "1"	not available
FSV1[14]	—	set to "0"	set to "1"	not available
FSV1[15]	—	set to "0"	set to "1"	not available

Note : It is mandatory to always set the sector where the Flash Security Vectors FSV1 and FSV2 are located to write protected (here sector SA4). Otherwise it is possible to overwrite the Security Vector to a setting where it is possible to either read out the Flash content or manipulate data by writing.

See section [10.3 Flash access in CPU mode](#) for an overview about the sector organization of the Flash Memory.



### 10.6.3 Security Vector FSV2

The setting of the Flash Security Vector FSV2 bits [31:0] is responsible for the individual write protection of the 64 Kbytes sectors. It is only evaluated if write protection bit FSV1 [17] is set.

Explanation of the bits in the Flash Security Vector FSV2[31:0]

FSV2 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV2[0]	SA8	set to "0"	set to "1"	
FSV2[1]	SA9	set to "0"	set to "1"	
FSV2[2]	SA10	set to "0"	set to "1"	
FSV2[3]	SA11	set to "0"	set to "1"	
FSV2[4]	SA12	set to "0"	set to "1"	
FSV2[5]	SA13	set to "0"	set to "1"	
FSV2[6]	SA14	set to "0"	set to "1"	
FSV2[7]	SA15	set to "0"	set to "1"	
FSV2[8]	SA16	set to "0"	set to "1"	
FSV2[9]	SA17	set to "0"	set to "1"	
FSV2[10]	SA18	set to "0"	set to "1"	
FSV2[11]	SA19	set to "0"	set to "1"	
FSV2[12]	SA20	set to "0"	set to "1"	
FSV2[13]	SA21	set to "0"	set to "1"	
FSV2[14]	SA22	set to "0"	set to "1"	
FSV2[15]	SA23	set to "0"	set to "1"	
FSV2[16]	SA24 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[17]	SA25 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[18]	SA26 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[19]	SA27 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[20]	SA28 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[21]	SA29 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[22]	SA30 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[23]	SA31 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[24]	SA32 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[25]	SA33 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[26]	SA34 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[27]	SA35 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[28]	SA36 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[29]	SA37 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[30]	SA38 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA
FSV2[31]	SA39 (MB91F469TA)	set to "0"	set to "1"	not available in MB91F467TA

Note : See section [10.3 Flash access in CPU mode](#) for an overview about the sector organization of the Flash Memory.

### 10.7 Notes About Flash Memory CRC Calculation

The Flash Security macro contains a feature to calculate the 32-bit checksum over addresses located in the Flash Memory address space. This feature is described in the MB91460 Series Hardware Manual, chapter 55.4.1 “Flash Security Control Register”.

Additional notes are given here:

The CRC calculation runs on the internal RC clock. It is recommended to switch the RC clock frequency to 2 MHz for shortening the calculation time. However, the CPU clock (CLKB) must be faster than RC clock, otherwise the CRC calculation may not start correctly.

## 11. Memory Space

The FR family has 4 Gbytes of logical address space ( $2^{32}$  addresses) available to the CPU by linear access.

Direct addressing area

### **The following address space area is used for I/O.**

This area is called direct addressing area, and the address of an operand can be specified directly in an instruction.

The size of directly addressable area depends on the length of the data being accessed as shown below.



Byte data access : 000<sub>H</sub> to 0FF<sub>H</sub>

Half word access : 000<sub>H</sub> to 1FF<sub>H</sub>

Word data access : 000<sub>H</sub> to 3FF<sub>H</sub>


## 12. Memory Maps

### 12.1 MB91F467TA, MB91F469TA



### 13. I/O Map

#### 13.1 MB91F467TA, MB91F469TA



Note : Initial values of register bits are represented as follows:

“ 1 ” : Initial value “ 1 ”

“ 0 ” : Initial value “ 0 ”

“ X ” : Initial value “ undefined ”

“ - ” : No physical register at this location

Access is barred with an undefined data access attribute.

Address	Register				Block
	+0	+1	+2	+3	
000000 <sub>H</sub>	PDR00 [R/W] XXXXXXXX	PDR01 [R/W] XXXXXXXX	Reserved	Reserved	R-bus Port Data Register
000004 <sub>H</sub>	Reserved	PDR05 [R/W] XXXXXXXX	PDR06 [R/W] XXXXXXXX	PDR07 [R/W] XXXXXXXX	
000008 <sub>H</sub>	PDR08 [R/W] X - - X - - XX	PDR09 [R/W] ----- XXX	PDR10 [R/W] ---- X - XX	Reserved	
00000C <sub>H</sub>	Reserved	Reserved	PDR14 [R/W] XXXXXXXX	PDR15 [R/W] XXXXXXXX	
000010 <sub>H</sub>	PDR16 [R/W] XXXXXXXX	PDR17 [R/W] -- XXXXXX	PDR18 [R/W] - XXX - XXX	PDR19 [R/W] - XXX - XXX	
000014 <sub>H</sub>	PDR20 [R/W] - XXX - XXX	PDR21 [R/W] ----- XXX	PDR22 [R/W] XXXX ----	PDR23 [R/W] ---- XXXX	
000018 <sub>H</sub>	PDR24 [R/W] XXXXXXXX	Reserved	PDR26 [R/W] XXXXXXXX	PDR27 [R/W] XXXXXXXX	
00001C <sub>H</sub>	PDR28 [R/W] - XXXXX	PDR29 [R/W] XXXXXXXX	Reserved	Reserved	
000020 <sub>H</sub>	Reserved	Reserved	PDR34 [R/W] - XXX - XXX	PDR35 [R/W] - XXX - XXX	
000024 <sub>H</sub> to 00002C <sub>H</sub>	Reserved				
000030 <sub>H</sub>	EIRR0 [R/W] XXXXXXXX	ENIR0 [R/W] 00000000	ELVR0 [R/W] 00000000 00000000		External Interrupt 0 to 7 NMI
000034 <sub>H</sub>	EIRR1 [R/W] XXXXXXXX	ENIR1 [R/W] 00000000	ELVR1 [R/W] 00000000 00000000		External Interrupt 8 to 15
000038 <sub>H</sub>	DICR [R/W] ----- 0	HRCL [R/W] 0 - - 11111	Reserved		Delay Interrupt
00003C <sub>H</sub>	Reserved				
000040 <sub>H</sub>	SCR00 [R/W,W] 00000000	SMR00 [R/W,W] 00000000	SSR00 [R/W,R] 00001000	RDR00/TDR00 [R/W] 00000000	LIN-USART 0
000044 <sub>H</sub>	ESCR00 [R/W] 00000X00	ECCR00 [R/W,R,W] -00000XX	Reserved		
000048 <sub>H</sub> to 00004C <sub>H</sub>	Reserved				
000050 <sub>H</sub>	SCR02 [R/W,W] 00000000	SMR02 [R/W,W] 00000000	SSR02 [R/W,R] 00001000	RDR02/TDR02 [R/W] 00000000	LIN-USART 2
000054 <sub>H</sub>	ESCR02 [R/W] 00000X00	ECCR02 [R/W,R,W] -00000XX	Reserved		

Address	Register				Block
	+0	+1	+2	+3	
000058 <sub>H</sub>	SCR03[R/W,W] 00000000	SMR03 [R/W,W] 00000000	SSR03 [R/W,R] 00001000	RDR03/TDR02 [R/W] 00000000	LIN-USART 3
00005C <sub>H</sub>	ESCR03 [R/W] 00000X00	ECCR03 [R/W,R,W] -00000XX	Reserved		
000060 <sub>H</sub>	SCR04 [R/W,W] 00000000	SMR04 [R/W,W] 00000000	SSR04 [R/W,R] 00001000	RDR04/TDR04 [R/W] 00000000	LIN-USART 4 with FIFO
000064 <sub>H</sub>	ESCR04 [R/W] 00000X00	ECCR04 [R/W,R,W] -00000XX	FSR04 [R] --- 00000	FCR04 [R/W] 0001 - 000	
000068 <sub>H</sub>	SCR05 [R/W,W] 00000000	SMR05 [R/W,W] 00000000	SSR05 [R/W,R] 00001000	RDR05/TDR05 [R/W] 00000000	LIN-USART 5 with FIFO
00006C <sub>H</sub>	ESCR05 [R/W] 00000X00	ECCR05 [R/W,R,W] -00000XX	FSR05 [R] --- 00000	FCR05 [R/W] 0001 - 000	
000070 <sub>H</sub>	SCR06 [R/W,W] 00000000	SMR06 [R/W,W] 00000000	SSR06 [R/W,R] 00001000	RDR06/TDR06 [R/W] 00000000	LIN-USART 6 with FIFO
000074 <sub>H</sub>	ESCR06 [R/W] 00000X00	ECCR06 [R/W,R,W] -00000XX	FSR06 [R] --- 00000	FCR06 [R/W] 0001 - 000	
000078 <sub>H</sub>	SCR07 [R/W,W] 00000000	SMR07 [R/W,W] 00000000	SSR07 [R/W,R] 00001000	RDR07/TDR07 [R/W] 00000000	LIN-USART 7 with FIFO
00007C <sub>H</sub>	ESCR07 [R/W] 00000X00	ECCR07 [R/W,R,W] -00000XX	FSR07 [R] --- 00000	FCR07 [R/W] 0001 - 000	
000080 <sub>H</sub>	BGR100 [R/W] 00000000	BGR000 [R/W] 00000000	Reserved	Reserved	Baudrate Generator LIN-USART 0 to 7
000084 <sub>H</sub>	BGR102 [R/W] 00000000	BGR002 [R/W] 00000000	BGR103 [R/W] 00000000	BGR003 [R/W] 00000000	
000088 <sub>H</sub>	BGR104 [R/W] 00000000	BGR004 [R/W] 00000000	BGR105 [R/W] 00000000	BGR005 [R/W] 00000000	
00008C <sub>H</sub>	BGR106 [R/W] 00000000	BGR006 [R/W] 00000000	BGR107 [R/W] 00000000	BGR007 [R/W] 00000000	
0000CC <sub>H</sub>	Reserved				
0000D0 <sub>H</sub>	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000	ITBAH0 [R/W] ----- 00	ITBAL0 [R/W] 00000000	I <sup>2</sup> C 0
0000D4 <sub>H</sub>	ITMKH0 [R/W] 00 ---- 11	ITMKL0 [R/W] 11111111	ISMK0 [R/W] 01111111	ISBA0 [R/W] - 0000000	
0000D8 <sub>H</sub>	Reserved	IDAR0 [R/W] 00000000	ICCR0 [R/W] - 0011111	Reserved	

Address	Register				Block
	+0	+1	+2	+3	
0000DC <sub>H</sub>	IBCR1 [R/W] 00000000	IBSR1 [R] 00000000	ITBAH1 [R/W] ----- 00	ITBAL1 [R/W] 00000000	i <sup>2</sup> C 1
0000E0 <sub>H</sub>	ITMKH1 [R/W] 00 ---- 11	ITMKL1 [R/W] 11111111	ISMK1 [R/W] 01111111	ISBA1 [R/W] - 0000000	
0000E4 <sub>H</sub>	Reserved	IDAR1 [R/W] 00000000	ICCR1 [R/W] - 0011111	Reserved	
0000E8 <sub>H</sub> to 0000FC <sub>H</sub>	Reserved				
000100 <sub>H</sub>	GCN10 [R/W] 00110010 00010000		Reserved	GCN20 [R/W] ---- 0000	PPG Control 0 to 3
000104 <sub>H</sub>	GCN11 [R/W] 00110010 00010000		Reserved	GCN21 [R/W] ---- 0000	PPG Control 4-7
000108 <sub>H</sub>	GCN12 [R/W] 00110010 00010000		Reserved	GCN22 [R/W] ---- 0000	PPG Control 8 to 11
000110 <sub>H</sub>	PTMR00 [R] 11111111 11111111		PCSR00 [W] XXXXXXXX XXXXXXXX		PPG 0
000114 <sub>H</sub>	PDUT00 [W] XXXXXXXX XXXXXXXX		PCNH00 [R/W] 0000000 -	PCNL00 [R/W] 000000 - 0	
000118 <sub>H</sub>	PTMR01 [R] 11111111 11111111		PCSR01 [W] XXXXXXXX XXXXXXXX		PPG 1
00011C <sub>H</sub>	PDUT01 [W] XXXXXXXX XXXXXXXX		PCNH01 [R/W] 0000000 -	PCNL01 [R/W] 000000 - 0	
000120 <sub>H</sub>	PTMR02 [R] 11111111 11111111		PCSR02 [W] XXXXXXXX XXXXXXXX		PPG 2
000124 <sub>H</sub>	PDUT02 [W] XXXXXXXX XXXXXXXX		PCNH02 [R/W] 0000000 -	PCNL02 [R/W] 000000 - 0	
000128 <sub>H</sub>	PTMR03 [R] 11111111 11111111		PCSR03 [W] XXXXXXXX XXXXXXXX		PPG 3
00012C <sub>H</sub>	PDUT03 [W] XXXXXXXX XXXXXXXX		PCNH03 [R/W] 0000000 -	PCNL03 [R/W] 000000 - 0	
000130 <sub>H</sub>	PTMR04 [R] 11111111 11111111		PCSR04 [W] XXXXXXXX XXXXXXXX		PPG 4
000134 <sub>H</sub>	PDUT04 [W] XXXXXXXX XXXXXXXX		PCNH04 [R/W] 0000000 -	PCNL04 [R/W] 000000 - 0	
000138 <sub>H</sub>	PTMR05 [R] 11111111 11111111		PCSR05 [W] XXXXXXXX XXXXXXXX		PPG 5
00013C <sub>H</sub>	PDUT05 [W] XXXXXXXX XXXXXXXX		PCNH05 [R/W] 0000000 -	PCNL05 [R/W] 000000 - 0	
000140 <sub>H</sub> to 00014C <sub>H</sub>	Reserved				
000150 <sub>H</sub>	PTMR08 [R] 11111111 11111111		PCSR08 [W] XXXXXXXX XXXXXXXX		PPG 8



Address	Register				Block
	+0	+1	+2	+3	
000154 <sub>H</sub>	PDUT08 [W] XXXXXXXX XXXXXXXX		PCNH08 [R/W] 0000000 -	PCNL08 [R/W] 000000 - 0	PPG 9
000158 <sub>H</sub>	PTMR09 [R] 11111111 11111111		PCSR09 [W] XXXXXXXX XXXXXXXX		
00015C <sub>H</sub>	PDUT09 [W] XXXXXXXX XXXXXXXX		PCNH09 [R/W] 0000000 -	PCNL09 [R/W] 000000 - 0	PPG 10
000160 <sub>H</sub>	PTMR10 [R] 11111111 11111111		PCSR10 [W] XXXXXXXX XXXXXXXX		
000164 <sub>H</sub>	PDUT10 [W] XXXXXXXX XXXXXXXX		PCNH10 [R/W] 0000000 -	PCNL10 [R/W] 000000 - 0	PPG 11
000168 <sub>H</sub>	PTMR11 [R] 11111111 11111111		PCSR11 [W] XXXXXXXX XXXXXXXX		
00016C <sub>H</sub>	PDUT11 [W] XXXXXXXX XXXXXXXX		PCNH11 [R/W] 0000000 -	PCNL11 [R/W] 000000 - 0	Pulse Frequency Modulator
000170 <sub>H</sub>	P0TMCSRH [R/W] - 0000000	P0TMC SRL [R/W] 01000000	P1TMCSRH [R/W] - 0000000	P1TMC SRL [R/W] 01000000	
000174 <sub>H</sub>	P0TMRLR [W] XXXXXXXX XXXXXXXX		P0TMR [R] XXXXXXXX XXXXXXXX		
000178 <sub>H</sub>	P1TMRLR [W] XXXXXXXX XXXXXXXX		P1TMR [R] XXXXXXXX XXXXXXXX		
00017C <sub>H</sub>	Reserved				Input Capture 0 to 3
000180 <sub>H</sub>	Reserved	ICS01 [R/W] 00000000	Reserved	ICS23 [R/W] 00000000	
000184 <sub>H</sub>	IPCP0 [R] XXXXXXXX XXXXXXXX		IPCP1 [R] XXXXXXXX XXXXXXXX		
000188 <sub>H</sub>	IPCP2 [R] XXXXXXXX XXXXXXXX		IPCP3 [R] XXXXXXXX XXXXXXXX		
00018C <sub>H</sub>	OCS01 [R/W] --- 0 -- 00 0000 -- 00		OCS23 [R/W] --- 0 -- 00 0000 -- 00		Output Compare 0 to 3
000190 <sub>H</sub>	OCCP0 [R/W] XXXXXXXX XXXXXXXX		OCCP1 [R/W] XXXXXXXX XXXXXXXX		
000194 <sub>H</sub>	OCCP2 [R/W] XXXXXXXX XXXXXXXX		OCCP3 [R/W] XXXXXXXX XXXXXXXX		
000198 <sub>H</sub>	SGCRH [R/W] 0000 -- 00	SGCRL [R/W] -- 0 -- 000	SGFR [R/W, R] XXXXXXXX XXXXXXXX		Sound Generator
00019C <sub>H</sub>	SGAR [R/W] 00000000	Reserved	SGTR [R/W] XXXXXXXX	SGDR [R/W] XXXXXXXX	
0001A0 <sub>H</sub>	ADERH [R/W] 00000000 00000000		ADERL [R/W] 00000000 00000000		A/D Converter
0001A4	ADCS1 [R/W] 00000000	ADCS0 [R/W] 00000000	ADCR1 [R] 000000XX	ADCR0 [R] XXXXXXXX	
0001A8 <sub>H</sub>	ADCT1 [R/W] 00010000	ADCT0 [R/W] 00101100	ADSCH [R/W] --- 00000	ADECH [R/W] --- 00000	

Address	Register				Block
	+0	+1	+2	+3	
0001B0 <sub>H</sub>	TMRLR0 [W] XXXXXXXX XXXXXXXX		TMR0 [R] XXXXXXXX XXXXXXXX		Reload Timer 0  (PPG 0 to 1)
0001B4 <sub>H</sub>	Reserved		TMCSRH0 [R/W] --- 00000	TMCSRL0 [R/W] 0 - 000000	
0001B8 <sub>H</sub>	TMRLR1 [W] XXXXXXXX XXXXXXXX		TMR1 [R] XXXXXXXX XXXXXXXX		Reload Timer 1  (PPG 2 to 3)
0001BC <sub>H</sub>	Reserved		TMCSRH1 [R/W] --- 00000	TMCSRL1 [R/W] 0 - 000000	
0001C0 <sub>H</sub>	TMRLR2 [W] XXXXXXXX XXXXXXXX		TMR2 [R] XXXXXXXX XXXXXXXX		Reload Timer 2  (PPG 4 to 5)
0001C4 <sub>H</sub>	Reserved		TMCSRH2 [R/W] --- 00000	TMCSRL2 [R/W] 0 - 000000	
0001C8 <sub>H</sub>	TMRLR3 [W] XXXXXXXX XXXXXXXX		TMR3 [R] XXXXXXXX XXXXXXXX		Reload Timer 3  (PPG 6 to 7)
0001CC <sub>H</sub>	Reserved		TMCSRH3 [R/W] --- 00000	TMCSRL3 [R/W] 0 - 000000	
0001D0 <sub>H</sub>	TMRLR4 [W] XXXXXXXX XXXXXXXX		TMR4 [R] XXXXXXXX XXXXXXXX		Reload Timer 4  (PPG 8 to 9)
0001D4 <sub>H</sub>	Reserved		TMCSRCH4 [R/W] --- 00000	TMCSRL4 [R/W] 0 - 000000	
0001D8 <sub>H</sub>	TMRLR5 [W] XXXXXXXX XXXXXXXX		TMR5 [R] XXXXXXXX XXXXXXXX		Reload Timer 5  (PPG10 to 11)
0001DC <sub>H</sub>	Reserved		TMCSRH5 [R/W] --- 00000	TMCSRL5 [R/W] 0 - 000000	
0001E0 <sub>H</sub>	TMRLR6 [W] XXXXXXXX XXXXXXXX		TMR6 [R] XXXXXXXX XXXXXXXX		Reload Timer 6  (PPG 12 to 13)
0001E4 <sub>H</sub>	Reserved		TMCSRH6 [R/W] --- 00000	TMCSRL6 [R/W] 0 - 000000	
0001E8 <sub>H</sub>	TMRLR7 [W] XXXXXXXX XXXXXXXX		TMR7 [R] XXXXXXXX XXXXXXXX		Reload Timer 7  (PPG 14 to 15)
0001EC <sub>H</sub>	Reserved		TMCSRCH7 [R/W] --- 00000	TMCSRCL7 [R/W] 0 - 000000	
0001F0 <sub>H</sub>	TCDT0 [R/W] XXXXXXXX XXXXXXXX		Reserved		Free Running Timer 0  (ICU 0 to 1)
			TCCS0 [R/W] 00000000		

Address	Register				Block
	+0	+1	+2	+3	
0001F4 <sub>H</sub>	TCDT1 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS1 [R/W] 00000000	Free Running Timer 1  (ICU 2 to 3)
0001F8 <sub>H</sub>	TCDT2 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS2 [R/W] 00000000	Free Running Timer 2  (OCU 0 to 1)
0001FC <sub>H</sub>	TCDT3 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS3 [R/W] 00000000	Free Running Timer 3  (OCU 2 to 3)
000200 <sub>H</sub>	DMACA0 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000204 <sub>H</sub>	DMACB0 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000208 <sub>H</sub>	DMACA1 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020C <sub>H</sub>	DMACB1 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000210 <sub>H</sub>	DMACA2 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000214 <sub>H</sub>	DMACB2 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000218 <sub>H</sub>	DMACA3 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00021C <sub>H</sub>	DMACB3 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000220 <sub>H</sub>	DMACA4 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000224 <sub>H</sub>	DMACB4 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000228 <sub>H</sub> to 00023C <sub>H</sub>	Reserved				
000240 <sub>H</sub>	DMACR [R/W] 00 -- 0000	Reserved			
000244 <sub>H</sub> to 00024C <sub>H</sub>	Reserved				
000250 <sub>H</sub>	DMATEST0 [R/W] XXXXXXXX 00000000 00000000 0000XXXX				
000254 <sub>H</sub>	DMATEST1 [R] XXXXXXXX XXXXX000 00000000 00000000				

Address	Register				Block
	+0	+1	+2	+3	
000248 <sub>H</sub> to 00027C <sub>H</sub>	Reserved				
000280 <sub>H</sub>	SCR08 [R/W,W] 00000000	SMR08 [R/W,W] 00000000	SSR08 [R/W,R] 00001000	RDR08/TDR08 [R/W] 00000000	LIN-USART 8
000284 <sub>H</sub>	ESCR08 [R/W] 00000X00	ECCR08 [R/W,R,W] -00000XX	Reserved		
000288 <sub>H</sub>	SCR09 [R/W,W] 00000000	SMR09 [R/W,W] 00000000	SSR09 [R/W,R] 00001000	RDR09/TDR09 [R/W] 00000000	LIN-USART 9
00028C <sub>H</sub>	ESCR09 [R/W] 00000X00	ECCR09 [R/W,R,W] -00000XX	Reserved		
000290 <sub>H</sub>	SCR10 [R/W,W] 00000000	SMR10 [R/W,W] 00000000	SSR10 [R/W,R] 00001000	RDR10/TDR10 [R/W] 00000000	LIN-USART 10
000294 <sub>H</sub>	ESCR10 [R/W] 00000X00	ECCR10 [R/W,R,W] -00000XX	Reserved		
000298 <sub>H</sub>	SCR11 [R/W,W] 00000000	SMR11 [R/W,W] 00000000	SSR11 [R/W,R] 00001000	RDR11/TDR11 [R/W] 00000000	LIN-USART 11
00029C <sub>H</sub>	ESCR11 [R/W] 00000X00	ECCR11 [R/W,R,W] -00000XX	Reserved		
0002A0 <sub>H</sub> to 0002BC <sub>H</sub>	Reserved				
0002C0 <sub>H</sub>	BGR108 [R/W] 00000000	BGR008 [R/W] 00000000	BGR109 [R/W] 00000000	BGR009 [R/W] 00000000	Baudrate Generator LIN-USART 8 to 11
0002C4 <sub>H</sub>	BGR110 [R/W] 00000000	BGR010 [R/W] 00000000	BGR111 [R/W] 00000000	BGR011 [R/W] 00000000	
0002C8 <sub>H</sub> to 0002CC <sub>H</sub>	Reserved				
0002D0 <sub>H</sub>	Reserved	ICS45 [R/W] 00000000	Reserved	ICS67 [R/W] 00000000	Input Capture 4 to 7
0002D4 <sub>H</sub>	IPCP4 [R] XXXXXXXX XXXXXXXX		IPCP5 [R] XXXXXXXX XXXXXXXX		
0002D8 <sub>H</sub>	IPCP6 [R] XXXXXXXX XXXXXXXX		IPCP7 [R] XXXXXXXX XXXXXXXX		

Address	Register				Block
	+0	+1	+2	+3	
0002DC <sub>H</sub>	OCS45 [R/W] -- -0 - -00 0000 - -00		OCS67 [R/W] -- -0 - -00 0000 - -00		Output Compare 4 to 7
0002E0 <sub>H</sub>	OCCP4 [R/W] XXXXXXXX XXXXXXXX		OCCP5 [R/W] XXXXXXXX XXXXXXXX		
0002E4 <sub>H</sub>	OCCP6 [R/W] XXXXXXXX XXXXXXXX		OCCP7 [R/W] XXXXXXXX XXXXXXXX		
0002E8 <sub>H</sub> to 0002EC <sub>H</sub>	Reserved				
0002F0 <sub>H</sub>	TCDT4 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS4 [R/W] 00000000	Free Running Timer 4 (ICU 4 to 5)
0002F4 <sub>H</sub>	TCDT5 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS5 [R/W] 00000000	Free Running Timer 5 (ICU 6 to 7)
0002F8 <sub>H</sub>	TCDT6 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS6 [R/W] 00000000	Free Running Timer 6 (OCU 4 to 5)
0002FC <sub>H</sub>	TCDT7 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS7 [R/W] 00000000	Free Running Timer 7 (OCU 6 to 7)
000300 <sub>H</sub>	UDRC1 [W] 00000000	UDRC0 [W] 00000000	UDCR1 [R] 00000000	UDCR0 [R] 00000000	Up/Down Counter 0 to 1
000304 <sub>H</sub>	UDCCH0 [R/W] 00000000	UDCCL0 [R/W] 00000000	Reserved	UDCS0 [R/W] 00000000	
000308 <sub>H</sub>	UDCCH1 [R/W] 00000000	UDCCL1 [R/W] 00000000	Reserved	UDCS1 [R/W] 00000000	
00030C <sub>H</sub>	Reserved				
000310 <sub>H</sub>	UDRC3 [W] 00000000	UDRC2 [W] 00000000	UDCR3 [R] 00000000	UDCR2 [R] 00000000	Up/Down Counter 2 to 3
000314 <sub>H</sub>	UDCCH2 [R/W] 00000000	UDCCL2 [R/W] 00000000	Reserved	UDCS2 [R/W] 00000000	
000318 <sub>H</sub>	UDCCH3 [R/W] 00000000	UDCCL3 [R/W] 00000000	Reserved	UDCS3 [R/W] 00000000	
00031C <sub>H</sub>	Reserved				
000320 <sub>H</sub>	GCN13 [R/W] 00110010 00010000		Reserved	GCN23 [R/W] ---- 0000	PPG Control 12 to 15
000324 <sub>H</sub> to 00032C <sub>H</sub>	Reserved				
000330 <sub>H</sub>	PTMR12 [R] 11111111 11111111		PCSR12 [W] XXXXXXXX XXXXXXXX		PPG 12
000334 <sub>H</sub>	PDUT12 [W] XXXXXXXX XXXXXXXX		PCNH12 [R/W] 0000000 -	PCNL12 [R/W] 000000 - 0	

Address	Register				Block
	+0	+1	+2	+3	
000338 <sub>H</sub>	PTMR13 [R] 11111111 11111111		PCSR13 [W] XXXXXXXX XXXXXXXX		PPG 13
00033C <sub>H</sub>	PDUT13 [W] XXXXXXXX XXXXXXXX		PCNH13 [R/W] 0000000 -	PCNL13 [R/W] 000000 - 0	
000340 <sub>H</sub>	PTMR14 [R] 11111111 11111111		PCSR14 [W] XXXXXXXX XXXXXXXX		PPG 14
000344 <sub>H</sub>	PDUT14 [W] XXXXXXXX XXXXXXXX		PCNH14 [R/W] 0000000 -	PCNL14 [R/W] 000000 - 0	
000348 <sub>H</sub>	PTMR15 [R] 11111111 11111111		PCSR15 [W] XXXXXXXX XXXXXXXX		PPG 15
00034C <sub>H</sub>	PDUT15 [W] XXXXXXXX XXXXXXXX		PCNH15 [R/W] 0000000 -	PCNL15 [R/W] 000000 - 0	
000368 <sub>H</sub>	IBCR2 [R/W] 00000000	IBSR2 [R] 00000000	ITBAH2 [R/W] ----- 00	ITBAL2 [R/W] 00000000	I <sup>2</sup> C 2
00036C <sub>H</sub>	ITMKH2 [R/W] 00 ---- 11	ITMKL2 [R/W] 11111111	ISMK2 [R/W] 01111111	ISBA2 [R/W] - 0000000	
000370 <sub>H</sub>	Reserved	IDAR2 [R/W] 00000000	ICCR2 [R/W] - 0011111	Reserved	
000374 <sub>H</sub>	IBCR3 [R/W] 00000000	IBSR3 [R] 00000000	ITBAH3 [R/W] ----- 00	ITBAL3 [R/W] 00000000	I <sup>2</sup> C 3
000378 <sub>H</sub>	ITMKH3 [R/W] 00 ---- 11	ITMKL3 [R/W] 11111111	ISMK3 [R/W] 01111111	ISBA3 [R/W] - 0000000	
00037C <sub>H</sub>	Reserved	IDAR3 [R/W] 00000000	ICCR3 [R/W] - 0011111	Reserved	
000380 <sub>H</sub> to 00038C <sub>H</sub>	Reserved				
000390 <sub>H</sub>	ROMS [R] 11111111 00000000 (MB91F467TA) 11111000 00000000 (MB91F469TA)		Reserved		ROM Select Register
000394 <sub>H</sub> to 0003EC <sub>H</sub>	Reserved				
0003F0 <sub>H</sub>	BSD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit Search Module
0003F4 <sub>H</sub>	BSD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003F8 <sub>H</sub>	BSDC [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003FC <sub>H</sub>	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000400 <sub>H</sub> to 00043C <sub>H</sub>	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
000440 <sub>H</sub>	ICR00 [R/W] ---11111	ICR01 [R/W] ---11111	ICR02 [R/W] ---11111	ICR03 [R/W] ---11111	Interrupt Control Unit
000444 <sub>H</sub>	ICR04 [R/W] ---11111	ICR05 [R/W] ---11111	ICR06 [R/W] ---11111	ICR07 [R/W] ---11111	
000448 <sub>H</sub>	ICR08 [R/W] ---11111	ICR09 [R/W] ---11111	ICR10 [R/W] ---11111	ICR11 [R/W] ---11111	
00044C <sub>H</sub>	ICR12 [R/W] ---11111	ICR13 [R/W] ---11111	ICR14 [R/W] ---11111	ICR15 [R/W] ---11111	
000450 <sub>H</sub>	ICR16 [R/W] ---11111	ICR17 [R/W] ---11111	ICR18 [R/W] ---11111	ICR19 [R/W] ---11111	
000454 <sub>H</sub>	ICR20 [R/W] ---11111	ICR21 [R/W] ---11111	ICR22 [R/W] ---11111	ICR23 [R/W] ---11111	
000458 <sub>H</sub>	ICR24 [R/W] ---11111	ICR25 [R/W] ---11111	ICR26 [R/W] ---11111	ICR27 [R/W] ---11111	
00045C <sub>H</sub>	ICR28 [R/W] ---11111	ICR29 [R/W] ---11111	ICR30 [R/W] ---11111	ICR31 [R/W] ---11111	
000460 <sub>H</sub>	ICR32 [R/W] ---11111	ICR33 [R/W] ---11111	ICR34 [R/W] ---11111	ICR35 [R/W] ---11111	
000464 <sub>H</sub>	ICR36 [R/W] ---11111	ICR37 [R/W] ---11111	ICR38 [R/W] ---11111	ICR39 [R/W] ---11111	
000468 <sub>H</sub>	ICR40 [R/W] ---11111	ICR41 [R/W] ---11111	ICR42 [R/W] ---11111	ICR43 [R/W] ---11111	
00046C <sub>H</sub>	ICR44 [R/W] ---11111	ICR45 [R/W] ---11111	ICR46 [R/W] ---11111	ICR47 [R/W] ---11111	
000470 <sub>H</sub>	ICR48 [R/W] ---11111	ICR49 [R/W] ---11111	ICR50 [R/W] ---11111	ICR51 [R/W] ---11111	
000474 <sub>H</sub>	ICR52 [R/W] ---11111	ICR53 [R/W] ---11111	ICR54 [R/W] ---11111	ICR55 [R/W] ---11111	
000478 <sub>H</sub>	ICR56 [R/W] ---11111	ICR57 [R/W] ---11111	ICR58 [R/W] ---11111	ICR59 [R/W] ---11111	
00047C <sub>H</sub>	ICR60 [R/W] ---11111	ICR61 [R/W] ---11111	ICR62 [R/W] ---11111	ICR63 [R/W] ---11111	Interrupt Control Unit
000480 <sub>H</sub>	RSRR [R/W] 1000000	STCR [R/W] 00110011	TBCR [R/W] 00XXX – 00	CTBR [W] XXXXXXXX	Clock Control Unit
000484 <sub>H</sub>	CLKR [R/W] ---- 0000	WPR [W] XXXXXXXX	DIVR0 [R/W] 00000011	DIVR1 [R/W] 00000000	
000488 <sub>H</sub>	CTEST [R/W] XXXX00XX	Reserved	Reserved	Reserved	Reserved
00048C <sub>H</sub>	PLLDIVM [R/W] --- 00000	PLLDIVN [R/W] --- 00000	PLLDIVG [R/W] --- 00000	PLLDIVG [W] 00000000	PLL Clock Gear Unit
000490 <sub>H</sub>	PLLCTRL [R/W] ---- 0000	Reserved	Reserved	Reserved	

Address	Register				Block
	+0	+1	+2	+3	
000494 <sub>H</sub>	OSCC1 [R/W] ----- 010	OSCS1 [R/W] 00001111	OSCC2 [R/W] ----- 010	OSCS2 [R/W] 00001111	Main/Sub Oscillator Control
000498 <sub>H</sub>	PORTEN [R/W] ----- 00	Reserved	PPMUX [R/W] *1 00000000 00000000		Port Input Enable Control / PortMux Control
00049C <sub>H</sub>	Reserved				
0004A0 <sub>H</sub>	Reserved	WTCER [R/W] ----- 00	WTCR [R/W] 00000000 000 - 00 - 0		Real Time Clock (Watch Timer)
0004A4 <sub>H</sub>	Reserved	WTBR [R/W] --- XXXXX XXXXXXXX XXXXXXXX			
0004A8 <sub>H</sub>	WTHR [R/W] --- 00000	WTMR [R/W] -- 000000	WTSR [R/W] -- 000000	Reserved	
0004AC <sub>H</sub>	CSVTR [R/W] --- 00010	CSVCR [R/W] 00011100	CSCFG [R/W] 0X000000	CMCFG [R/W] 00000000	Clock- Supervisor / Selector / Monitor
0004B0 <sub>H</sub>	CUCR [R/W] ----- 0 -- 00		CUTD [R/W] 10000000 00000000		Calibration Unit of Sub Oscillation
0004B4 <sub>H</sub>	CUTR1 [R] ----- 00000000		CUTR2 [R] 00000000 00000000		
0004B8 <sub>H</sub>	CMPR [R/W] -- 000010 11111101		Reserved	CMCR [R/W] - 001 -- 00	Clock Modulation
0004BC <sub>H</sub>	CMT1 [R/W] 00000000 1 --- 0000		CMT2 [R/W] -- 000000 -- 000000		
0004C0 <sub>H</sub>	CANPRE [R/W] 0 --- 0000	CANCKD [R/W] ----- 000 *2	Reserved	Reserved	CAN Clock Control
0004C4 <sub>H</sub>	LVSEL [R/W] 00000111	LVDET [R/W] 0000 0 - 00	HWWDE [R/W] ----- 00	HWWD [R/W,W] 00011000	LV Detection / Hardware- Watchdog
0004C8 <sub>H</sub>	OSCRH [R/W] 000 -- 001	OSCRL [R/W] ----- 000	WPCRH [R/W] 00 --- 000	WPCRL [R/W] ----- 00	Main-/Sub-Oscillation Stabilization Timer
0004CC <sub>H</sub>	OSCCR [R/W] ----- 00	Reserved	REGSEL [R/W] -- 000110	REGCTR [R/W] --- 0 -- 00	Main-Oscillation Standby Control Main/Sub Regulator Control
000500 <sub>H</sub> to 00063C <sub>H</sub>	Reserved				



Address	Register				Block
	+0	+1	+2	+3	
000640 <sub>H</sub>	ASR0 [R/W] 00000000 00000000		ACR0 [R/W] 1111**00 00100000 *3		External Bus Unit
000644 <sub>H</sub>	ASR1 [R/W] XXXXXXXX XXXXXXXX		ACR1 [R/W] XXXXXXXX XXXXXXXX		
000648 <sub>H</sub>	ASR2 [R/W] XXXXXXXX XXXXXXXX		ACR2 [R/W] XXXXXXXX XXXXXXXX		
00064C <sub>H</sub>	ASR3 [R/W] XXXXXXXX XXXXXXXX		ACR3 [R/W] XXXXXXXX XXXXXXXX		
000650 <sub>H</sub>	ASR4 [R/W] XXXXXXXX XXXXXXXX		ACR4 [R/W] XXXXXXXX XXXXXXXX		
000654 <sub>H</sub>	ASR5 [R/W] XXXXXXXX XXXXXXXX		ACR5 [R/W] XXXXXXXX XXXXXXXX		
000658 <sub>H</sub>	ASR6 [R/W] XXXXXXXX XXXXXXXX		ACR6 [R/W] XXXXXXXX XXXXXXXX		
00065C <sub>H</sub>	ASR7 [R/W] XXXXXXXX XXXXXXXX		ACR7 [R/W] XXXXXXXX XXXXXXXX		
000660 <sub>H</sub>	AWR0 [R/W] 01111111 11111011		AWR1 [R/W] XXXXXXXX XXXXXXXX		
000664 <sub>H</sub>	AWR2 [R/W] XXXXXXXX XXXXXXXX		AWR3 [R/W] XXXXXXXX XXXXXXXX		
000668 <sub>H</sub>	AWR4 [R/W] XXXXXXXX XXXXXXXX		AWR5 [R/W] XXXXXXXX XXXXXXXX		
00066C <sub>H</sub>	AWR6 [R/W] XXXXXXXX XXXXXXXX		AWR7 [R/W] XXXXXXXX XXXXXXXX		
000670 <sub>H</sub>	MCRA [R/W] XXXXXXXX	MCRB [R/W] XXXXXXXX	Reserved		
000674 <sub>H</sub>	Reserved				
000678 <sub>H</sub>	IOWR0 [R/W] XXXXXXXX	IOWR1 [R/W] XXXXXXXX	IOWR2 [R/W] XXXXXXXX	IOWR3 [R/W] XXXXXXXX	External Bus Unit
00067C <sub>H</sub>	Reserved				
000680 <sub>H</sub>	CSER [R/W] 00000001	CHER [R/W] 11111111	Reserved	TCR [R/W] 0000 *4	
000684 <sub>H</sub>	RCRH [R/W] 00XXXXXX	RCRL [R/W] XXXX0XXX	Reserved		
000688 <sub>H</sub> to 0007F8 <sub>H</sub>	Reserved				
0007FC <sub>H</sub>	Reserved	MODR [W] XXXXXXXX	Reserved	Reserved	Mode Register
000800 <sub>H</sub> to 000BFC <sub>H</sub>	Reserved				
000C00 <sub>H</sub>	TVCTW [W] XXXXXXXX	TVCTR [R] - - XXXXXX	Reserved	IOS [R/W] 00000000	Reserved

Address	Register				Block
	+0	+1	+2	+3	
000C04 <sub>H</sub> to 000CFC <sub>H</sub>	Reserved				
000D00 <sub>H</sub>	PDRD00 [R] XXXXXXXX	PDRD01 [R] XXXXXXXX	Reserved	Reserved	R-bus Port Data Direct Read Register
000D04 <sub>H</sub>	Reserved	PDRD05 [R] XXXXXXXX	PDRD06 [R] XXXXXXXX	PDRD07 [R] XXXXXXXX	
000D08 <sub>H</sub>	PDRD08 [R] X - - X - - XX	PDRD09 [R] - - - - - XXX	PDRD10 [R] - - - - X - XX	Reserved	
000D0C <sub>H</sub>	Reserved	Reserved	PDRD14 [R] XXXXXXXX	PDRD15 [R] XXXXXXXX	
000D10 <sub>H</sub>	PDRD16 [R] XXXXXXXX	PDRD17 [R] - - XXXXXX	PDRD18 [R] - XXX - XXX	PDRD19 [R] - XXX - XXX	
000D14 <sub>H</sub>	PDRD20 [R] - XXX - XXX	PDRD21 [R] - - - - - XXX	PDRD22 [R] XXXX - - - -	PDRD23 [R] - - - - XXXX	
000D18 <sub>H</sub>	PDRD24 [R] XXXXXXXX	Reserved	PDRD26 [R] XXXXXXXX	PDRD27 [R] XXXXXXXX	
000D1C <sub>H</sub>	PDRD28 [R] XXXXXXXX	PDRD29 [R] XXXXXXXX	Reserved	Reserved	
000D20 <sub>H</sub>	Reserved	Reserved	PDRD34 [R] - XXX - XXX	PDRD35 [R] - XXX - XXX	
000D24 <sub>H</sub> to 000D3C <sub>H</sub>	Reserved				
000D40 <sub>H</sub>	DDR00 [R/W] 00000000	DDR01 [R/W] 00000000	Reserved	Reserved	R-bus Port Direction Register
000D44 <sub>H</sub>	Reserved	DDR05 [R/W] 00000000	DDR06 [R/W] 00000000	DDR07 [R/W] 00000000	
000D48 <sub>H</sub>	DDR08 [R/W] 0 - - 0 - - 00	DDR09 [R/W] - - - - - 000	DDR10 [R/W] - - - - 0 - 00	Reserved	
000D4C <sub>H</sub>	Reserved	Reserved	DDR14 [R/W] 00000000	DDR15 [R/W] 00000000	
000D50 <sub>H</sub>	DDR16 [R/W] 00000000	DDR17 [R/W] - - 000000	DDR18 [R/W] - 000 - 000	DDR19 [R/W] - 000 - 000	
000D54 <sub>H</sub>	DDR20 [R/W] - 000 - 000	DDR21 [R/W] - - - - - 000	DDR22 [R/W] 0000 - - - -	DDR23 [R/W] - - - - 0000	
000D58 <sub>H</sub>	DDR24 [R/W] 00000000	Reserved	DDR26 [R/W] 00000000	DDR27 [R/W] 00000000	
000D5C <sub>H</sub>	DDR28 [R/W] 00000000	DDR29 [R/W] 00000000	Reserved	Reserved	
000D60 <sub>H</sub>	Reserved	Reserved	DDR34 [R/W] - 000 - 000	DDR35 [R/W] - 000 - 000	

Address	Register				Block
	+0	+1	+2	+3	
000D64 <sub>H</sub> to 000D7C <sub>H</sub>	Reserved				
000D80 <sub>H</sub>	PFR00 [R/W] 00000000 *5	PFR01 [R/W] 00000000 *5	Reserved	Reserved	R-bus Port Function Register
000D84 <sub>H</sub>	Reserved	PFR05 [R/W] 00000000 *5	PFR06 [R/W] 00000000 *5	PFR07 [R/W] 00000000 *5	
000D88 <sub>H</sub>	PFR08 [R/W] 0 - - 0 - - 00 *5	PFR09 [R/W] - - - - - 000 *5	PFR10 [R/W] - - - - 0 - 00 *5	Reserved	
000D8C <sub>H</sub>	Reserved	Reserved	PFR14 [R/W] 00000000	PFR15 [R/W] 00000000	
000D90 <sub>H</sub>	PFR16 [R/W] 00000000	PFR17 [R/W] - - 000000	PFR18 [R/W] - 000 - 000	PFR19 [R/W] - 000 - 000	
000D94 <sub>H</sub>	PFR20 [R/W] - 000 - 000	PFR21 [R/W] - - - - - 000	PFR22 [R/W] 0000 - - - -	PFR23 [R/W] - - - - 0000	
000D98 <sub>H</sub>	PFR24 [R/W] 00000000	Reserved	PFR26 [R/W] 00000000	PFR27 [R/W] 00000000	
000D9C <sub>H</sub>	PFR28 [R/W] 00000000	PFR29 [R/W] 00000000	Reserved	Reserved	
000DA0 <sub>H</sub>	Reserved	Reserved	PFR34 [R/W] - 000 - 000	PFR35 [R/W] - 000 - 000	
000DA4 <sub>H</sub> to 000DBC <sub>H</sub>	Reserved				
000DC0 <sub>H</sub>	Reserved	Reserved	Reserved	Reserved	R-bus Port Extra Function Register
000DC4 <sub>H</sub>	Reserved	Reserved	Reserved	Reserved	
000DC8 <sub>H</sub>	Reserved	Reserved	EPFR10 [R/W] - - - - - 0	Reserved	
000DCC <sub>H</sub>	Reserved	Reserved	EPFR14 [R/W] 00000000	EPFR15 [R/W] 00000000	
000DD0 <sub>H</sub>	EPFR16 [R/W] 0000 - - - -	Reserved	EPFR18 [R/W] - 000 - 000	EPFR19 [R/W] - 0 - - - 0 - -	
000DD4 <sub>H</sub>	EPFR20 [R/W] - 000 - 000	EPFR21 [R/W] - - - - - 0 - -	Reserved	Reserved	
000DD8 <sub>H</sub>	Reserved	Reserved	EPFR26 [R/W] 00000000	EPFR27 [R/W] 00000000	
000DDC <sub>H</sub>	Reserved	Reserved	Reserved	Reserved	
000DE0 <sub>H</sub>	Reserved	Reserved	EPFR34 [R/W] - 000 - 000	EPFR35 [R/W] - 000 - 000	
000DE4 <sub>H</sub> to 000DFC <sub>H</sub>	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
000E00 <sub>H</sub>	PODR00 [R/W] 00000000	PODR01 [R/W] 00000000	Reserved	Reserved	R-bus Port Output Drive Select Register
000E04 <sub>H</sub>	Reserved	PODR05 [R/W] 00000000	PODR06 [R/W] 00000000	PODR07 [R/W] 00000000	
000E08 <sub>H</sub>	PODR08 [R/W] 0 - 0 - - 00	PODR09 [R/W] - - - - 000	PODR10 [R/W] - - - - 0 - 00	Reserved	
000E0C <sub>H</sub>	Reserved	Reserved	PODR14 [R/W] 00000000	PODR15 [R/W] 00000000	
000E10 <sub>H</sub>	PODR16 [R/W] 00000000	PODR17 [R/W] - - 000000	PODR18 [R/W] - 000 - 000	PODR19 [R/W] - 000 - 000	
000E14 <sub>H</sub>	PODR20 [R/W] - 000 - 000	PODR21 [R/W] - - - - - 000	Reserved	PODR23 [R/W] - - - - 0000	
000E18 <sub>H</sub>	PODR24 [R/W] - - - - 0000	Reserved	PODR26 [R/W] 00000000	PODR27 [R/W] 00000000	
000E1C <sub>H</sub>	PODR28 [R/W] 00000000	PODR29 [R/W] 00000000	Reserved	Reserved	
000E20 <sub>H</sub>	Reserved	Reserved	PODR34 [R/W] - 000 - 000	PODR35 [R/W] - 000 - 000	
000E24 <sub>H</sub> to 000E3C <sub>H</sub>	Reserved				
000E40 <sub>H</sub>	PILR00 [R/W] 00000000	PILR01 [R/W] 00000000	Reserved	Reserved	R-bus Port Input Level Select Register
000E44 <sub>H</sub>	Reserved	PILR05 [R/W] 00000000	PILR06 [R/W] 00000000	PILR07 [R/W] 00000000	
000E48 <sub>H</sub>	PILR08 [R/W] 0 - - 0 - - 00	PILR09 [R/W] - - - - - 000	PILR10 [R/W] - - - - 0 - - 00	Reserved	
000E4C <sub>H</sub>	Reserved	Reserved	PILR14 [R/W] 00000000	PILR15 [R/W] 00000000	
000E50 <sub>H</sub>	PILR16 [R/W] 00000000	PILR17 [R/W] - - 000000	PILR18 [R/W] - 000 - 000	PILR19 [R/W] - 000 - 000	
000E54 <sub>H</sub>	PILR20 [R/W] - 000 - 000	PILR21 [R/W] - - - - - 000	PILR22 [R/W] 0000 - - - -	PILR23 [R/W] - - - - 0000	
000E58 <sub>H</sub>	PILR24 [R/W] 00000000	Reserved	PILR26 [R/W] 00000000	PILR27 [R/W] 00000000	
000E5C <sub>H</sub>	PILR28 [R/W] 00000000	PILR29 [R/W] 00000000	Reserved	Reserved	
000E60 <sub>H</sub>	Reserved	Reserved	PILR34 [R/W] - 000 - 000	PILR35 [R/W] - 000 - 000	
000E64 <sub>H</sub> to 000E7C <sub>H</sub>	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
000E80 <sub>H</sub>	EPILR00 [R/W] 00000000	EPILR01 [R/W] 00000000	Reserved	Reserved	R-bus Port Extra Input Level Select Register
000E84 <sub>H</sub>	Reserved	EPILR05 [R/W] 00000000	EPILR06 [R/W] 00000000	EPILR07 [R/W] 00000000	
000E88 <sub>H</sub>	EPILR08 [R/W] 0 - - 0 - - 00	EPILR09 [R/W] - - - - - 000	EPILR10 [R/W] - - - - 0 - 00	Reserved	
000E8C <sub>H</sub>	Reserved	Reserved	EPILR14 [R/W] 00000000	EPILR15 [R/W] 00000000	
000E90 <sub>H</sub>	EPILR16 [R/W] 00000000	EPILR17 [R/W] - - 000000	EPILR18 [R/W] - 000 - 000	EPILR19 [R/W] - 000 - 000	
000E94 <sub>H</sub>	EPILR20 [R/W] - 000 - 000	EPILR21 [R/W] - - - - - 000	EPILR22 [R/W] 0000 - - - -	EPILR23 [R/W] - - - - 0000	
000E98 <sub>H</sub>	EPILR24 [R/W] 00000000	Reserved	EPILR26 [R/W] 00000000	EPILR27 [R/W] 00000000	
000E9C <sub>H</sub>	EPILR28 [R/W] 00000000	EPILR29 [R/W] 00000000	Reserved	Reserved	
000EA0 <sub>H</sub>	Reserved	Reserved	EPILR34 [R/W] - 000 - 000	EPILR35 [R/W] - 000 - 000	
000EA4 <sub>H</sub> to 000EBC <sub>H</sub>	Reserved				
000EC0 <sub>H</sub>	PPER00 [R/W] 00000000	PPER01 [R/W] 00000000	Reserved	Reserved	R-bus Port Pull-Up/Down Enable Register
000EC4 <sub>H</sub>	Reserved	PPER05 [R/W] 00000000	PPER06 [R/W] 00000000	PPER07 [R/W] 00000000	
000EC8 <sub>H</sub>	PPER08 [R/W] 0 - - 0 - - 00	PPER09 [R/W] - - - - - 000	PPER10 [R/W] - - - - 0 - 00	Reserved	
000ECC <sub>H</sub>	Reserved	Reserved	PPER14 [R/W] 00000000	PPER15 [R/W] 00000000	
000ED0 <sub>H</sub>	PPER16 [R/W] 00000000	PPER17 [R/W] - - 000000	PPER18 [R/W] - 000 - 000	PPER19 [R/W] - 000 - 000	
000ED4 <sub>H</sub>	PPER20 [R/W] - 000 - 000	PPER21 [R/W] - - - - - 000	Reserved	PPER23 [R/W] - - - - 0000	
000ED8 <sub>H</sub>	PPER24 [R/W] - - - - 0000	Reserved	PPER26 [R/W] 00000000	PPER27 [R/W] 00000000	
000EDC <sub>H</sub>	PPER28 [R/W] 00000000	PPER29 [R/W] 00000000	Reserved	Reserved	
000EE0 <sub>H</sub>	Reserved	Reserved	PPER34 [R/W] - 000 - 000	PPER35 [R/W] - 000 - 000	
000EE4 <sub>H</sub> to 000EFC <sub>H</sub>	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
000F00 <sub>H</sub>	PPCR00 [R/W] 11111111	PPCR01 [R/W] 11111111	Reserved	Reserved	R-bus Port Pull-Up/Down Control Register
000F04 <sub>H</sub>	Reserved	PPCR05 [R/W] 11111111	PPCR06 [R/W] 11111111	PPCR07 [R/W] 11111111	
000F08 <sub>H</sub>	PPCR08 [R/W] 1 -- 1 -- 11	PPCR09 [R/W] ----- 111	PPCR10 [R/W] ---- 1 - 11	Reserved	
000F0C <sub>H</sub>	Reserved	Reserved	PPCR14 [R/W] 11111111	PPCR15 [R/W] 11111111	
000F10 <sub>H</sub>	PPCR16 [R/W] 11111111	PPCR17 [R/W] -- 111111	PPCR18 [R/W] - 111 - 111	PPCR19 [R/W] - 111 - 111	
000F14 <sub>H</sub>	PPCR20 [R/W] - 111 - 111	PPCR21 [R/W] ----- 111	Reserved	PPCR23 [R/W] ---- 1111	
000F18 <sub>H</sub>	PPCR24 [R/W] ---- 1111	Reserved	PPCR26 [R/W] 11111111	PPCR27 [R/W] 11111111	
000F1C <sub>H</sub>	PPCR28 [R/W] -- 11111	PPCR29 [R/W] 11111111	Reserved	Reserved	
000F20 <sub>H</sub>	Reserved	Reserved	PPCR34 [R/W] - 000 - 000	PPCR35 [R/W] - 000 - 000	
000F24 <sub>H</sub> to 000FFC <sub>H</sub>	Reserved				
001000 <sub>H</sub>	DMASA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC
001004 <sub>H</sub>	DMADA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001008 <sub>H</sub>	DMASA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00100C <sub>H</sub>	DMADA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001010 <sub>H</sub>	DMASA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001014 <sub>H</sub>	DMADA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001018 <sub>H</sub>	DMASA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00101C <sub>H</sub>	DMADA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001020 <sub>H</sub>	DMASA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001024 <sub>H</sub>	DMADA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001028 <sub>H</sub> to 01FFC <sub>H</sub>	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
00200 <sub>H</sub> to 006FFC <sub>H</sub>	MB91F467TA Flash-cache size is 8 KB: 004000 <sub>H</sub> to 005FFC <sub>H</sub> MB91F469TA Flash-cache size is 16 KB: 004000 <sub>H</sub> to 005FFC <sub>H</sub>				Flash-cache / I-RAM area
007000 <sub>H</sub>	FMCS [R/W] 01101000	FMCR [R] --- 00000	FCHCR [R/W] ----- 00 10000011		Flash Memory/ F-Cache Control Register
007004 <sub>H</sub>	FMWT [R/W] 11111111 11111111		FMWT2 [R] - 001 ----	FMPS [R/W] ----- 000	
007008 <sub>H</sub>	FMAC [R] 00000000 00000000 00000000 00000000				
00700C <sub>H</sub>	FCHA0 [R/W] ----- --- 00000 00000000 00000000				I-Cache Non-cacheable area setting Register
007010 <sub>H</sub>	FCHA1 [R/W] ----- --- 00000 00000000 00000000				
007014 <sub>H</sub> to 007FFC <sub>H</sub>	Reserved				
008000 <sub>H</sub> to 00BFFC <sub>H</sub>	MB91F467TA Boot-ROM size is 4KB: 00B000 <sub>H</sub> to 00BFFC <sub>H</sub> MB91F469TA Boot-ROM size is 4KB: 00B000 <sub>H</sub> to 00BFFC <sub>H</sub> (instruction access is 1 waitcycle, data access is 1 waitcycle)				Boot ROM area
00C000 <sub>H</sub>	CTRLR0 [R/W] 00000000 00000001		STATR0 [R/W] 00000000 00000000		CAN 0 Control Register
00C004 <sub>H</sub>	ERRCNT0 [R] 00000000 00000000		BTR0 [R/W] 00100011 00000001		
00C008 <sub>H</sub>	INTR0 [R] 00000000 00000000		TESTR0 [R/W] 00000000 X0000000		
00C00C <sub>H</sub>	BRPE0 [R/W] 00000000 00000000		Reserved		

Address	Register				Block
	+0	+1	+2	+3	
00C010 <sub>H</sub>	IF1CREQ0 [R/W] 00000000 00000001		IF1CMSK0 [R/W] 00000000 00000000		CAN 0 IF 1 Register
00C014 <sub>H</sub>	IF1MSK20 [R/W] 11111111 11111111		IF1MSK10 [R/W] 11111111 11111111		
00C018 <sub>H</sub>	IF1ARB20 [R/W] 00000000 00000000		IF1ARB10 [R/W] 00000000 00000000		
00C01C <sub>H</sub>	IF1MCTR0 [R/W] 00000000 00000000		Reserved		
00C020 <sub>H</sub>	IF1DTA10 [R/W] 00000000 00000000		IF1DTA20 [R/W] 00000000 00000000		
00C024 <sub>H</sub>	IF1DTB10 [R/W] 00000000 00000000		IF1DTB20 [R/W] 00000000 00000000		
00C028 <sub>H</sub> to 00C02C <sub>H</sub>	Reserved				
00C030 <sub>H</sub>	IF1DTA20 [R/W] 00000000 00000000		IF1DTA10 [R/W] 00000000 00000000		
00C034 <sub>H</sub>	IF1DTB20 [R/W] 00000000 00000000		IF1DTB10 [R/W] 00000000 00000000		
00C038 <sub>H</sub> to 00C03C <sub>H</sub>	Reserved				
00C040 <sub>H</sub>	IF2CREQ0 [R/W] 00000000 00000001		IF2CMSK0 [R/W] 00000000 00000000		CAN 0 IF 2 Register
00C044 <sub>H</sub>	IF2MSK20 [R/W] 11111111 11111111		IF2MSK10 [R/W] 11111111 11111111		
00C048 <sub>H</sub>	IF2ARB20 [R/W] 00000000 00000000		IF2ARB10 [R/W] 00000000 00000000		
00C04C <sub>H</sub>	IF2MCTR0 [R/W] 00000000 00000000		Reserved		
00C050 <sub>H</sub>	IF2DTA10 [R/W] 00000000 00000000		IF2DTA20 [R/W] 00000000 00000000		
00C054 <sub>H</sub>	IF2DTB10 [R/W] 00000000 00000000		IF2DTB20 [R/W] 00000000 00000000		
00C058 <sub>H</sub> to 00C05C <sub>H</sub>	Reserved				
00C060 <sub>H</sub>	IF2DTA20 [R/W] 00000000 00000000		IF2DTA10 [R/W] 00000000 00000000		
00C064 <sub>H</sub>	IF2DTB20 [R/W] 00000000 00000000		IF2DTB10 [R/W] 00000000 00000000		
00C068 <sub>H</sub> to 00C07C <sub>H</sub>	Reserved				



Address	Register				Block
	+0	+1	+2	+3	
00C080 <sub>H</sub>	TREQR20 [R] 00000000 00000000		TREQR10 [R] 00000000 00000000		CAN 0 Status Flags
00C084 <sub>H</sub> to 00C08C <sub>H</sub>	Reserved				
00C090 <sub>H</sub>	NEWDT20 [R] 00000000 00000000		NEWDT10 [R] 00000000 00000000		
00C094 <sub>H</sub> to 00C09C <sub>H</sub>	Reserved				
00C0A0 <sub>H</sub>	INTPND20 [R] 00000000 00000000		INTPND10 [R] 00000000 00000000		
00C0A4 <sub>H</sub> to 00C0AC <sub>H</sub>	Reserved				
00C0B0 <sub>H</sub>	MSGVAL20 [R] 00000000 00000000		MSGVAL10 [R] 00000000 00000000		
00C0B4 <sub>H</sub> to 00C0FC <sub>H</sub>	Reserved				
00C100 <sub>H</sub>	CTRLR1 [R/W] 00000000 00000001		STATR1 [R/W] 00000000 00000000		CAN 1 Control Register
00C104 <sub>H</sub>	ERRCNT1 [R] 00000000 00000000		BTR1 [R/W] 00100011 00000001		
00C108 <sub>H</sub>	INTR1 [R] 00000000 00000000		TESTR1 [R/W] 00000000 X0000000		
00C10C <sub>H</sub>	BRPE1 [R/W] 00000000 00000000		Reserved		

Address	Register				Block
	+0	+1	+2	+3	
00C110 <sub>H</sub>	IF1CREQ1 [R/W] 00000000 00000001		IF1CMSK1 [R/W] 00000000 00000000		CAN 1 IF 1 Register
00C114 <sub>H</sub>	IF1MSK21 [R/W] 11111111 11111111		IF1MSK11 [R/W] 11111111 11111111		
00C118 <sub>H</sub>	IF1ARB21 [R/W] 00000000 00000000		IF1ARB11 [R/W] 00000000 00000000		
00C11C <sub>H</sub>	IF1MCTR1 [R/W] 00000000 00000000		Reserved		
00C120 <sub>H</sub>	IF1DTA11 [R/W] 00000000 00000000		IF1DTA21 [R/W] 00000000 00000000		
00C124 <sub>H</sub>	IF1DTB11 [R/W] 00000000 00000000		IF1DTB21 [R/W] 00000000 00000000		
00C128 <sub>H</sub> to 00C12C <sub>H</sub>	Reserved				
00C130 <sub>H</sub>	IF1DTA21 [R/W] 00000000 00000000		IF1DTA11 [R/W] 00000000 00000000		
00C134 <sub>H</sub>	IF1DTB21 [R/W] 00000000 00000000		IF1DTB11 [R/W] 00000000 00000000		
00C138 <sub>H</sub> to 00C13C <sub>H</sub>	Reserved				
00C140 <sub>H</sub>	IF2CREQ1 [R/W] 00000000 00000001		IF2CMSK1 [R/W] 00000000 00000000		CAN 1 IF 2 Register
00C144 <sub>H</sub>	IF2MSK21 [R/W] 11111111 11111111		IF2MSK11 [R/W] 11111111 11111111		
00C148 <sub>H</sub>	IF2ARB21 [R/W] 00000000 00000000		IF2ARB11 [R/W] 00000000 00000000		
00C14C <sub>H</sub>	IF2MCTR1 [R/W] 00000000 00000000		Reserved		
00C150 <sub>H</sub>	IF2DTA11 [R/W] 00000000 00000000		IF2DTA21 [R/W] 00000000 00000000		
00C154 <sub>H</sub>	IF2DTB11 [R/W] 00000000 00000000		IF2DTB21 [R/W] 00000000 00000000		
00C158 <sub>H</sub> to 00C15C <sub>H</sub>	Reserved				
00C160 <sub>H</sub>	IF2DTA21 [R/W] 00000000 00000000		IF2DTA11 [R/W] 00000000 00000000		CAN 1 IF 2 Register
00C164 <sub>H</sub>	IF2DTB21 [R/W] 00000000 00000000		IF2DTB11 [R/W] 00000000 00000000		
00C168 <sub>H</sub> to 00C17C <sub>H</sub>	Reserved				

Address	Register				Block	
	+0	+1	+2	+3		
00C180 <sub>H</sub>	TREQR21 [R] 00000000 00000000		TREQR11 [R] 00000000 00000000		CAN 1 Status Flags	
00C184 <sub>H</sub> to 00C18C <sub>H</sub>	Reserved					
00C190 <sub>H</sub>	NEWDT21 [R] 00000000 00000000		NEWDT11 [R] 00000000 00000000			
00C194 <sub>H</sub> to 00C19C <sub>H</sub>	Reserved					
00C1A0 <sub>H</sub>	INTPND21 [R] 00000000 00000000		INTPND11 [R] 00000000 00000000			
00C1A4 <sub>H</sub> to 00C1AC <sub>H</sub>	Reserved					
00C1B0 <sub>H</sub>	MSGVAL21 [R] 00000000 00000000		MSGVAL11 [R] 00000000 00000000			
00C1B4 <sub>H</sub> to 00EFF <sub>H</sub>	Reserved					
00F000 <sub>H</sub>	BCTRL [R/W] ----- 11111100 00000000					EDSU / MPU
00F004 <sub>H</sub>	BSTAT [R/W] ----- 000 00000000 10 -- 0000					
00F008 <sub>H</sub>	BIAC [R] ----- 00000000 00000000					
00F00C <sub>H</sub>	BOAC [R] ----- 00000000 00000000					
00F010 <sub>H</sub>	BIRQ [R/W] ----- 00000000 00000000					
00F014 <sub>H</sub> to 00F01C <sub>H</sub>	Reserved				EDSU / MPU	
00F020 <sub>H</sub>	BCR0 [R/W] ----- 00000000 00000000 00000000					
00F024 <sub>H</sub>	BCR1 [R/W] ----- 00000000 00000000 00000000					
00F028 <sub>H</sub>	BCR2 [R/W] ----- 00000000 00000000 00000000					
00F02C <sub>H</sub>	BCR3 [R/W] ----- 00000000 00000000 00000000					
00F030 <sub>H</sub> to 00F07C <sub>H</sub>	Reserved					

Address	Register				Block	
	+0	+1	+2	+3		
00F080 <sub>H</sub>	BAD0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				EDSU / MPU	
00F084 <sub>H</sub>	BAD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F088 <sub>H</sub>	BAD2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F08C <sub>H</sub>	BAD3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F090 <sub>H</sub>	BAD4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F094 <sub>H</sub>	BAD5 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F098 <sub>H</sub>	BAD6 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F09C <sub>H</sub>	BAD7 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0A0 <sub>H</sub>	BAD8 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0A4 <sub>H</sub>	BAD9 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0A8 <sub>H</sub>	BAD10 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0AC <sub>H</sub>	BAD11 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0B0 <sub>H</sub>	BAD12 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0B4 <sub>H</sub>	BAD13 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					EDSU / MPU
00F0B8 <sub>H</sub>	BAD14 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0BC <sub>H</sub>	BAD15 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0C0 <sub>H</sub> to 027FFC <sub>H</sub>	Reserved					
020000 <sub>H</sub> to 02FFFC <sub>H</sub>	MB91F467TA D-RAM size is 32KB: 028000 <sub>H</sub> to 02FFFC <sub>H</sub> MB91F469TA D-RAM size is 64KB: 020000 <sub>H</sub> to 02FFFC <sub>H</sub> (data access is 0 waitcycles)				D-RAM area	
030000 <sub>H</sub> to 03FFFC <sub>H</sub>	MB91F467TA ID-RAM size is 32KB: 030000 <sub>H</sub> to 037FFC <sub>H</sub> MB91F469TA ID-RAM size is 64KB: 030000 <sub>H</sub> to 03FFFC <sub>H</sub> (instruction access is 0 waitcycles, data access is 1 waitcycle)				ID-RAM area	

\*1 : Writable only once as half-word. PPMUX is reset by INIT and RST

\*2: depends on the number of available CAN channels

\*3 : ACR0 [11 : 10] depends on bus width setting in Mode vector fetch information

\*4 : TCR [3 : 0] INIT value = 0000, keeps value after RST

\*5: PFR initial values for ports 00..10 depend on the selected mode at the mode pins MD\_0..MD\_2:  
internal usermode (000): PFR00..PFR10 initialized to all 0  
external usermode (001): PFR00..PFR10 initialized to all 1

**13.2 Flash memory and external bus area**
**13.2.1 MB91F467TA**

32bit read/write	dat[31:0]				dat[31:0]				
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								Block
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
040000 <sub>H</sub> to 05FFF8 <sub>H</sub>	SA8 (64kB)				SA9 (64kB)				ROMS0
060000 <sub>H</sub> to 07FFF8 <sub>H</sub>	SA10 (64kB)				SA11 (64kB)				ROMS1
080000 <sub>H</sub> to 09FFF8 <sub>H</sub>	SA12 (64kB)				SA13 (64kB)				ROMS2
0A0000 <sub>H</sub> to 0BFFF8 <sub>H</sub>	SA14 (64kB)				SA15 (64kB)				ROMS3
0C0000 <sub>H</sub> to 0DFFF8 <sub>H</sub>	SA16 (64kB)				SA17 (64kB)				ROMS4
0E0000 <sub>H</sub> to 0FFFF0 <sub>H</sub>	SA18 (64kB)				SA19 (64kB)				ROMS5
0FFFF8 <sub>H</sub>	FMV [R] 06 00 00 00H				FRV [R] 00 00 BF F8H				
100000 <sub>H</sub> to 11FFF8 <sub>H</sub>	SA20 (64kB)				SA21 (64kB))				ROMS6
120000 <sub>H</sub> to 13FFF8 <sub>H</sub>	SA22 (64kB)				SA23 (64kB)				
140000 <sub>H</sub> to 143FF8 <sub>H</sub>	SA0 (8kB)				SA1 (8kB)				ROMS7
144000 <sub>H</sub> to 147FF8 <sub>H</sub>	SA2 (8kB)				SA3 (8kB)				
148000 <sub>H</sub> to 14BFF8 <sub>H</sub>	SA4 (8kB)				SA5 (8kB)				
14C000 <sub>H</sub> to 14FFF8 <sub>H</sub>	SA6 (8kB)				SA7 (8kB)				

32bit read/write	dat[31:0]				dat[31:0]				
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								Block
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
150000 <sub>H</sub> to 17FFF8 <sub>H</sub>	Reserved								ROMS7
180000 <sub>H</sub> to 1BFFF8 <sub>H</sub>	Reserved								ROMS8
1C0000 <sub>H</sub> to 1FFFF8 <sub>H</sub>									ROMS9
200000 <sub>H</sub> to 27FFF8 <sub>H</sub>									ROMS10
280000 <sub>H</sub> to 2FFFF8 <sub>H</sub>									ROMS11
300000 <sub>H</sub> to 37FFF8 <sub>H</sub>									ROMS12
380000 <sub>H</sub> to 3FFFF8 <sub>H</sub>									ROMS13
400000 <sub>H</sub> to 47FFF8 <sub>H</sub>									ROMS14
480000 <sub>H</sub> to 4FFFF8 <sub>H</sub>									ROMS15

Note: Write operations to address 0FFFF8<sub>H</sub> and 0FFFFC<sub>H</sub> are not possible. When reading these addresses, the values shown above will be read.

## 13.2.2 MB91F469TA

32bit read/write	dat[31:0]				dat[31:0]				Block
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
040000 <sub>H</sub> to 05FFFF <sub>H</sub>	SA8 (64kB)				SA9 (64kB)				ROMS0
060000 <sub>H</sub> to 07FFFF <sub>H</sub>	SA10 (64kB)				SA11 (64kB)				ROMS1
080000 <sub>H</sub> to 09FFFF <sub>H</sub>	SA12 (64kB)				SA13 (64kB)				ROMS2
0A0000 <sub>H</sub> to 0BFFFF <sub>H</sub>	SA14 (64kB)				SA15(64kB)				ROMS3
0C0000 <sub>H</sub> to 0DFFFF <sub>H</sub>	SA16 (64kB)				SA17 (64kB)				ROMS4
0E0000 <sub>H</sub> to 0FFFF4 <sub>H</sub>	SA18 (64kB)				SA19 (64kB)				ROMS5
0FFFF8 <sub>H</sub>	FMV [R] 06 00 00 00H				FRV [R] 00 00 BF F8H				
100000 <sub>H</sub> to 11FFFF <sub>H</sub>	SA20 (64kB)				SA21 (64kB)				ROMS6
120000 <sub>H</sub> to 13FFFF <sub>H</sub>	SA22 (64kB)				SA23 (64kB)				
140000 <sub>H</sub> to 15FFFF <sub>H</sub>	SA24 (64kB)				SA25 (64kB)				ROMS7
160000 <sub>H</sub> to 17FFFF <sub>H</sub>	SA26 (64kB)				SA27 (64kB)				
180000 <sub>H</sub> to 19FFFF <sub>H</sub>	SA28 (64kB)				SA29 (64kB)				ROMS8
1A0000 <sub>H</sub> to 1BFFFF <sub>H</sub>	SA30 (64kB)				SA31 (64kB)				



32bit read/write	dat[31:0]				dat[31:0]				Block
	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								Block
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
1C0000 <sub>H</sub> to 1DFFFF <sub>H</sub>	SA32 (64kB)				SA33 (64kB)				ROMS9
1E0000 <sub>H</sub> to 1FFFFFF <sub>H</sub>	SA34 (64kB)				SA35 (64kB)				
200000 <sub>H</sub> to 21FFFF <sub>H</sub>	SA36 (64kB)				SA37 (64kB)				ROMS10
220000 <sub>H</sub> to 23FFFF <sub>H</sub>	SA38 (64kB)				SA39 (64kB)				
240000 <sub>H</sub> to 243FFF <sub>H</sub>	SA0 (8kB)				SA1 (8kB)				
244000 <sub>H</sub> to 247FFF <sub>H</sub>	SA2 (8kB)				SA3 (8kB)				
248000 <sub>H</sub> to 24BFFF <sub>H</sub>	SA4 (8kB)				SA5 (8kB)				
24C000 <sub>H</sub> to 24FFFF <sub>H</sub>	SA6 (8kB)				SA7 (8kB)				
250000 <sub>H</sub> to 27FFFF <sub>H</sub>	reserved								
280000 <sub>H</sub> to 2FFFF8 <sub>H</sub>	External Bus Area								ROMS11
300000 <sub>H</sub> to 37FFF8 <sub>H</sub>									ROMS12
380000 <sub>H</sub> to 3FFFF8 <sub>H</sub>									ROMS13
400000 <sub>H</sub> to 47FFF8 <sub>H</sub>									ROMS14
480000 <sub>H</sub> to 4FFFF8 <sub>H</sub>									ROMS15

Note: Write operations to address 0FFFF8<sub>H</sub> and 0FFFFC<sub>H</sub> are not possible. When reading these addresses, the values shown above will be read.

**14. Interrupt Vector Table**

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA <sup>*3</sup> Resource Number
	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	
Reset	0	00	-	-	3FC <sub>H</sub>	000FFFFC	-
Mode vector	1	01	-	-	3F8 <sub>H</sub>	000FFFF8	-
System reserved	2	02	-	-	3F4 <sub>H</sub>	000FFFF4	-
System reserved	3	03	-	-	3F0 <sub>H</sub>	000FFFF0	-
System reserved	4	04	-	-	3EC <sub>H</sub>	000FFFE4	-
CPU supervisor mode (INT #5 instruction) <sup>*6</sup>	5	05	-	-	3E8 <sub>H</sub>	000FFFE8	-
Memory Protection exception <sup>*6</sup>	6	06	-	-	3E4 <sub>H</sub>	000FFFE4	-
System reserved	7	07	-	-	3E0 <sub>H</sub>	000FFFE0	-
System reserved	8	08	-	-	3DC <sub>H</sub>	000FFFD4	-
System reserved	9	09	-	-	3D8 <sub>H</sub>	000FFFD8	-
System reserved	10	0A	-	-	3D4 <sub>H</sub>	000FFFD4	-
System reserved	11	0B	-	-	3D0 <sub>H</sub>	000FFFD0	-
System reserved	12	0C	-	-	3CC <sub>H</sub>	000FFFC4	-
System reserved	13	0D	-	-	3C8 <sub>H</sub>	000FFFC8	-
Undefined instruction exception	14	0E	-	-	3C4 <sub>H</sub>	000FFFC4	-
NMI request	15	0F	F <sub>H</sub> fixed		3C0 <sub>H</sub>	000FFFC0	-
External Interrupt 0	16	10	ICR00	440 <sub>H</sub>	3BC <sub>H</sub>	000FFFB4	0, 16
External Interrupt 1	17	11			3B8 <sub>H</sub>	000FFFB8	1, 17
External Interrupt 2	18	12	ICR01	441 <sub>H</sub>	3B4 <sub>H</sub>	000FFFB4	2, 18
External Interrupt 3	19	13			3B0 <sub>H</sub>	000FFFB0	3, 19
External Interrupt 4	20	14	ICR02	442 <sub>H</sub>	3AC <sub>H</sub>	000FFFA4	20
External Interrupt 5	21	15			3A8 <sub>H</sub>	000FFFA8	21
External Interrupt 6	22	16	ICR03	443 <sub>H</sub>	3A4 <sub>H</sub>	000FFFA4	22
External Interrupt 7	23	17			3A0 <sub>H</sub>	000FFFA0	23
External Interrupt 8	24	18	ICR04	444 <sub>H</sub>	39C <sub>H</sub>	000FFF9C	-
External Interrupt 9	25	19			398 <sub>H</sub>	000FFF98	-

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA <sup>*3</sup> Resource Number
	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	
Reserved	26	1A	ICR05	445 <sub>H</sub>	394 <sub>H</sub>	000FFF94	-
Reserved	27	1B			390 <sub>H</sub>	000FFF90	-
Reserved	28	1C	ICR06	446 <sub>H</sub>	38C <sub>H</sub>	000FFF8C	-
Reserved	29	1D			388 <sub>H</sub>	000FFF88	-
External Interrupt 14	30	1E	ICR07	447 <sub>H</sub>	384 <sub>H</sub>	000FFF84	-
External Interrupt 15	31	1F			380 <sub>H</sub>	000FFF80	-
Reload Timer 0	32	20	ICR08	448 <sub>H</sub>	37C <sub>H</sub>	000FFF7C	4, 32
Reload Timer 1	33	21			378 <sub>H</sub>	000FFF78	5, 33
Reload Timer 2	34	22	ICR09	449 <sub>H</sub>	374 <sub>H</sub>	000FFF74	34
Reload Timer 3	35	23			370 <sub>H</sub>	000FFF70	35
Reload Timer 4	36	24	ICR10	44A <sub>H</sub>	36C <sub>H</sub>	000FFF6C	36
Reload Timer 5	37	25			368 <sub>H</sub>	000FFF68	37
Reload Timer 6	38	26	ICR11	44B <sub>H</sub>	364 <sub>H</sub>	000FFF64	38
Reload Timer 7	39	27			360 <sub>H</sub>	000FFF60	39
Free Run Timer 0	40	28	ICR12	44C <sub>H</sub>	35C <sub>H</sub>	000FFF5C	40
Free Run Timer 1	41	29			358 <sub>H</sub>	000FFF58	41
Free Run Timer 2	42	2A	ICR13	44D <sub>H</sub>	354 <sub>H</sub>	000FFF54	42
Free Run Timer 3	43	2B			350 <sub>H</sub>	000FFF50	43
Free Run Timer 4	44	2C	ICR14	44E <sub>H</sub>	34C <sub>H</sub>	000FFF4C	44
Free Run Timer 5	45	2D			348 <sub>H</sub>	000FFF48	45
Free Run Timer 6	46	2E	ICR15	44F <sub>H</sub>	344 <sub>H</sub>	000FFF44	46
Free Run Timer 7	47	2F			340 <sub>H</sub>	000FFF40	47
CAN 0	48	30	ICR16	450 <sub>H</sub>	33C <sub>H</sub>	000FFF3C	-
CAN 1	49	31			338 <sub>H</sub>	000FFF38	-
Reserved	50	32	ICR17	451 <sub>H</sub>	334 <sub>H</sub>	000FFF34	-
Reserved	51	33			330 <sub>H</sub>	000FFF30	-
Reserved	52	34	ICR18	452 <sub>H</sub>	32C <sub>H</sub>	000FFF2C	-
Reserved	53	35			328 <sub>H</sub>	000FFF28	-
LIN-USART 0 RX	54	36	ICR19	453 <sub>H</sub>	324 <sub>H</sub>	000FFF24	6, 48
LIN-USART 0 TX	55	37			320 <sub>H</sub>	000FFF20	7, 49

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA <sup>*3</sup> Resource Number
	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	
Reserved	56	38	ICR20	454 <sub>H</sub>	31C <sub>H</sub>	000FFF1C	8, 50
Reserved	57	39			318 <sub>H</sub>	000FFF18	9, 51
LIN-USART 2 RX	58	3A	ICR21	455 <sub>H</sub>	314 <sub>H</sub>	000FFF14	52
LIN-USART 2 TX	59	3B			310 <sub>H</sub>	000FFF10	53
LIN-USART 3 RX	60	3C	ICR22	456 <sub>H</sub>	30C <sub>H</sub>	000FFF0C	54
LIN-USART 3 TX	61	3D			308 <sub>H</sub>	000FFF08	55
System reserved	62	3E	ICR23 <sup>*4</sup>	457 <sub>H</sub>	304 <sub>H</sub>	000FFF04	-
Delayed Interrupt	63	3F			300 <sub>H</sub>	000FFF00	-
System reserved <sup>*5</sup>	64	40	(ICR24)	(458 <sub>H</sub> )	2FC <sub>H</sub>	000FFEFC	-
System reserved <sup>*5</sup>	65	41			2F8 <sub>H</sub>	000FFE8	-
LIN-USART (FIFO) 4 RX	66	42	ICR25	459 <sub>H</sub>	2F4 <sub>H</sub>	000FFE8	10, 56
LIN-USART (FIFO) 4 TX	67	43			2F0 <sub>H</sub>	000FFE0	11, 57
LIN-USART (FIFO) 5 RX	68	44	ICR26	45A <sub>H</sub>	2EC <sub>H</sub>	000FFEEC	12, 58
LIN-USART (FIFO) 5 TX	69	45			2E8 <sub>H</sub>	000FFEE8	13, 59
LIN-USART (FIFO) 6 RX	70	46	ICR27	45B <sub>H</sub>	2E4 <sub>H</sub>	000FFEE4	60
LIN-USART (FIFO) 6 TX	71	47			2E0 <sub>H</sub>	000FFEE0	61
LIN-USART (FIFO) 7 RX	72	48	ICR28	45C <sub>H</sub>	2DC <sub>H</sub>	000FFEDC	62
LIN-USART (FIFO) 7 TX	73	49			2D8 <sub>H</sub>	000FFED8	63
I <sup>2</sup> C 0 / I <sup>2</sup> C 2	74	4A	ICR29	45D <sub>H</sub>	2D4 <sub>H</sub>	000FFED4	-
I <sup>2</sup> C 1 / I <sup>2</sup> C 3	75	4B			2D0 <sub>H</sub>	000FFED0	-
LIN-USART 8 RX	76	4C	ICR30	45E <sub>H</sub>	2CC <sub>H</sub>	000FFEC8	64
LIN-USART 8 TX	77	4D			2C8 <sub>H</sub>	000FFEC8	65
LIN-USART 9 RX	78	4E	ICR31	45F <sub>H</sub>	2C4 <sub>H</sub>	000FFEC4	66
LIN-USART 9 TX	79	4F			2C0 <sub>H</sub>	000FFEC0	67
LIN-USART 10 RX	80	50	ICR32	460 <sub>H</sub>	2BC <sub>H</sub>	000FFEB8	68
LIN-USART 10 TX	81	51			2B8 <sub>H</sub>	000FFEB8	69
LIN-USART 11 RX	82	52	ICR33	461 <sub>H</sub>	2B4 <sub>H</sub>	000FFEB4	70
LIN-USART 11 TX	83	53			2B0 <sub>H</sub>	000FFEB0	71
Reserved	84	54	ICR34	462 <sub>H</sub>	2AC <sub>H</sub>	000FFEAC	72
Reserved	85	55			2A8 <sub>H</sub>	000FFEA8	73

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA <sup>*3</sup> Resource Number
	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	
Reserved	86	56	ICR35	463 <sub>H</sub>	2A4 <sub>H</sub>	000FFE4A	74
Reserved	87	57			2A0 <sub>H</sub>	000FFE40	75
Reserved	88	58	ICR36	464 <sub>H</sub>	29C <sub>H</sub>	000FFE9C	76
Reserved	89	59			298 <sub>H</sub>	000FFE98	77
Reserved	90	5A	ICR37	465 <sub>H</sub>	294 <sub>H</sub>	000FFE94	78
Reserved	91	5B			290 <sub>H</sub>	000FFE90	79
Input Capture 0	92	5C	ICR38	466 <sub>H</sub>	28C <sub>H</sub>	000FFE8C	80
Input Capture 1	93	5D			288 <sub>H</sub>	000FFE88	81
Input Capture 2	94	5E	ICR39	467 <sub>H</sub>	284 <sub>H</sub>	000FFE84	82
Input Capture 3	95	5F			280 <sub>H</sub>	000FFE80	83
Input Capture 4	96	60	ICR40	468 <sub>H</sub>	27C <sub>H</sub>	000FFE7C	84
Input Capture 5	97	61			278 <sub>H</sub>	000FFE78	85
Input Capture 6	98	62	ICR41	469 <sub>H</sub>	274 <sub>H</sub>	000FFE74	86
Input Capture 7	99	63			270 <sub>H</sub>	000FFE70	87
Output Compare 0	100	64	ICR42	46A <sub>H</sub>	26C <sub>H</sub>	000FFE6C	88
Output Compare 1	101	65			268 <sub>H</sub>	000FFE68	89
Output Compare 2	102	66	ICR43	46B <sub>H</sub>	264 <sub>H</sub>	000FFE64	90
Output Compare 3	103	67			260 <sub>H</sub>	000FFE60	91
Output Compare 4	104	68	ICR44	46C <sub>H</sub>	25C <sub>H</sub>	000FFE5C	92
Output Compare 5	105	69			258 <sub>H</sub>	000FFE58	93
Output Compare 6	106	6A	ICR45	46D <sub>H</sub>	254 <sub>H</sub>	000FFE54	94
Output Compare 7	107	6B			250 <sub>H</sub>	000FFE50	95
Sound Generator	108	6C	ICR46	46E <sub>H</sub>	24C <sub>H</sub>	000FFE4C	-
Phase Frequency Modulator	109	6D			248 <sub>H</sub>	000FFE48	-
System reserved	110	6E	ICR47 <sup>*4</sup>	46F <sub>H</sub>	244 <sub>H</sub>	000FFE44	-
System reserved	111	6F			240 <sub>H</sub>	000FFE40	-
PPG 0	112	70	ICR48	470 <sub>H</sub>	23C <sub>H</sub>	000FFE3C	15, 96
PPG 1	113	71			238 <sub>H</sub>	000FFE38	97
PPG 2	114	72	ICR49	471 <sub>H</sub>	234 <sub>H</sub>	000FFE34	98
PPG 3	115	73			230 <sub>H</sub>	000FFE30	99

Interrupt	Interrupt number		Interrupt level *1		Interrupt vector *2		DMA *3 Resource Number
	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	
PPG 4	116	74	ICR50	472 <sub>H</sub>	22C <sub>H</sub>	000FFE2C	100
PPG 5	117	75			228 <sub>H</sub>	000FFE28	101
Reserved	118	76	ICR51	473 <sub>H</sub>	224 <sub>H</sub>	000FFE24	102
Reserved	119	77			220 <sub>H</sub>	000FFE20	103
PPG 8	120	78	ICR52	474 <sub>H</sub>	21C <sub>H</sub>	000FFE1C	104
PPG 9	121	79			218 <sub>H</sub>	000FFE18	105
PPG 10	122	7A	ICR53	475 <sub>H</sub>	214 <sub>H</sub>	000FFE14	106
PPG 11	123	7B			210 <sub>H</sub>	000FFE10	107
PPG 12	124	7C	ICR54	476 <sub>H</sub>	20C <sub>H</sub>	000FFE0C	108
PPG 13	125	7D			208 <sub>H</sub>	000FFE08	109
PPG 14	126	7E	ICR55	477 <sub>H</sub>	204 <sub>H</sub>	000FFE04	110
PPG 15	127	7F			200 <sub>H</sub>	000FFE00	111
Up/Down Counter 0	128	80	ICR56	478 <sub>H</sub>	1FC <sub>H</sub>	000FFDFC	-
Up/Down Counter 1	129	81			1F8 <sub>H</sub>	000FFDF8	-
Up/Down Counter 2	130	82	ICR57	479 <sub>H</sub>	1F4 <sub>H</sub>	000FFDF4	-
Up/Down Counter 3	131	83			1F0 <sub>H</sub>	000FFDF0	-
Real Time Clock	132	84	ICR58	47A <sub>H</sub>	1EC <sub>H</sub>	000FFDEC	-
Calibration Unit	133	85			1E8 <sub>H</sub>	000FFDE8	-
A/D Converter 0	134	86	ICR59	47B <sub>H</sub>	1E4 <sub>H</sub>	000FFDE4	14, 112
-	135	87			1E0 <sub>H</sub>	000FFDE0	-
Reserved	136	88	ICR60	47C <sub>H</sub>	1DC <sub>H</sub>	000FFDDC	-
Reserved	137	89			1D8 <sub>H</sub>	000FFDD8	-
Low Voltage Detection	138	8A	ICR61	47D <sub>H</sub>	1D4 <sub>H</sub>	000FFDD4	-
Reserved	139	8B			1D0 <sub>H</sub>	000FFDD0	-
Timebase Overflow	140	8C	ICR62	47E <sub>H</sub>	1CC <sub>H</sub>	000FFDCC	-
PLL Clock Gear	141	8D			1C8 <sub>H</sub>	000FFDC8	-
DMA Controller	142	8E	ICR63	47F <sub>H</sub>	1C4 <sub>H</sub>	000FFDC4	-
Main/Sub OSC stability wait	143	8F			1C0 <sub>H</sub>	000FFDC0	-
Security vector	144	90	-	-	1BC <sub>H</sub>	000FFDBC	-

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA <sup>*3</sup> Resource Number
	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	
Used by the INT instruction	145 to 255	91 to FF	-	-	1B8 <sub>H</sub> to 000 <sub>H</sub>	000FFDB8 to 000FFC00	-

<sup>\*1</sup> : The Interrupt Control Registers (ICRs) are located in the interrupt controller and set the interrupt level for each interrupt request. An ICR is provided for each interrupt request.

<sup>\*2</sup> : The vector address for each EIT (exception, interrupt or trap) is calculated by adding the listed offset to the table base register value (TBR) . The TBR specifies the top of the EIT vector table. The addresses listed in the table are for the default TBR value (000FFC00<sub>H</sub>) . The TBR is initialized to this value by a reset. The TBR is set to 000FFC00<sub>H</sub> after the internal boot ROM is executed.

<sup>\*3</sup> : DMA Resource Number is the resource number used for DMA operation.  
No number means that this resource interrupt cannot be used to trigger a DMA transfer.

<sup>\*4</sup> : ICR23 and ICR47 can be exchanged by setting the REALOS compatibility bit (addr 0C03<sub>H</sub> : IOS[0]).

<sup>\*5</sup> : Used by REALOS

<sup>\*6</sup> : Memory Protection Unit (MPU) support

## 15. Recommended Settings

### 15.1 PLL and Clockgear settings

Please note that for MB91F467TA the core base clock frequencies are valid in the 1.8V operation mode of the Main regulator and Flash <sup>\*1</sup>.

Please note that for MB91F469TA the core base clock frequencies are valid in the 1.9V operation mode of the Main regulator and Flash <sup>\*2</sup>.

Please refer to [16.1 Absolute maximum ratings](#) to find the maximum allowed frequency of Core Base Clock ( $f_{CLKB}$ ) at high temperature.

#### Recommended PLL divider and clockgear settings

PLL Input (CLK) [MHz]	Frequency Parameter		Clockgear Parameter		PLL Output (X) [MHz]	Core Base Clock [MHz]	Remarks
	DIVM	DIVN	DIVG	MULG			
4	2	25	16	24	200	100	
4	2	24	16	24	192	96	
4	2	23	16	24	184	92	
4	2	22	16	24	176	88	
4	2	21	16	20	168	84	
4	2	20	16	20	160	80	
4	2	19	16	20	152	76	
4	2	18	16	20	144	72	
4	2	17	16	16	136	68	
4	2	16	16	16	128	64	
4	2	15	16	16	120	60	
4	2	14	16	16	112	56	
4	2	13	16	12	104	52	
4	2	12	16	12	96	48	
4	2	11	16	12	88	44	
4	4	10	16	24	160	40	
4	4	9	16	24	144	36	
4	4	8	16	24	128	32	
4	4	7	16	24	112	28	
4	6	6	16	24	144	24	
4	8	5	16	28	160	20	
4	10	4	16	32	160	16	
4	12	3	16	32	144	12	

\*1 : Keep REGSEL\_FLASHSEL=0 and REGSEL\_MAINSEL=0 at their initial value

\*2 : Set REGSEL\_FLASHSEL=1 and REGSEL\_MAINSEL=1



## 15.2 Clock Modulator settings

The following table shows all possible settings for the Clock Modulator in a base clock frequency range from 32MHz up to 88MHz. The Flash access time settings need to be adjusted according to Fmax while the PLL and clockgear settings should be set according to base clock frequency.

Please refer to [16.1 Absolute maximum ratings](#) to find the maximum allowed frequency of Fmax ( $f_{CLKB}$ ) at high temperature.

### Clock Modulator settings, frequency range and supported supply voltage

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]
1	3	026F	88	79.5	98.5
1	3	026F	84	76.1	93.8
1	3	026F	80	72.6	89.1
1	5	02AE	80	68.7	95.8
2	3	046E	80	68.7	95.8
1	3	026F	76	69.1	84.5
1	5	02AE	76	65.3	90.8
1	7	02ED	76	62	98.1
2	3	046E	76	65.3	90.8
3	3	066D	76	62	98.1
1	3	026F	72	65.5	79.9
1	5	02AE	72	62	85.8
1	7	02ED	72	58.8	92.7
2	3	046E	72	62	85.8
3	3	066D	72	58.8	92.7
1	3	026F	68	62	75.3
1	5	02AE	68	58.7	80.9
1	7	02ED	68	55.7	87.3
1	9	032C	68	53	95
2	3	046E	68	58.7	80.9
2	5	04AC	68	53	95
3	3	066D	68	55.7	87.3
4	3	086C	68	53	95
1	3	026F	64	58.5	70.7
1	5	02AE	64	55.3	75.9
1	7	02ED	64	52.5	82
1	9	032C	64	49.9	89.1
1	11	036B	64	47.6	97.6
2	3	046E	64	55.3	75.9
2	5	04AC	64	49.9	89.1
3	3	066D	64	52.5	82
4	3	086C	64	49.9	89.1
5	3	0A6B	64	47.6	97.6

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]
1	3	026F	60	54.9	66.1
1	5	02AE	60	51.9	71
1	7	02ED	60	49.3	76.7
1	9	032C	60	46.9	83.3
1	11	036B	60	44.7	91.3
2	3	046E	60	51.9	71
2	5	04AC	60	46.9	83.3
3	3	066D	60	49.3	76.7
4	3	086C	60	46.9	83.3
5	3	0A6B	60	44.7	91.3
1	3	026F	56	51.4	61.6
1	5	02AE	56	48.6	66.1
1	7	02ED	56	46.1	71.4
1	9	032C	56	43.8	77.6
1	11	036B	56	41.8	84.9
1	13	03AA	56	39.9	93.8
2	3	046E	56	48.6	66.1
2	5	04AC	56	43.8	77.6
2	7	04EA	56	39.9	93.8
3	3	066D	56	46.1	71.4
3	5	06AA	56	39.9	93.8
4	3	086C	56	43.8	77.6
5	3	0A6B	56	41.8	84.9
6	3	0C6A	56	39.9	93.8
1	3	026F	52	47.8	57
1	5	02AE	52	45.2	61.2
1	7	02ED	52	42.9	66.1
1	9	032C	52	40.8	71.8
1	11	036B	52	38.8	78.6
1	13	03AA	52	37.1	86.8
1	15	03E9	52	35.5	96.9
2	3	046E	52	45.2	61.2
2	5	04AC	52	40.8	71.8
2	7	04EA	52	37.1	86.8
3	3	066D	52	42.9	66.1
3	5	06AA	52	37.1	86.8
4	3	086C	52	40.8	71.8
5	3	0A6B	52	38.8	78.6

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]
6	3	0C6A	52	37.1	86.8
7	3	0E69	52	35.5	96.9
1	3	026F	48	44.2	52.5
1	5	02AE	48	41.8	56.4
1	7	02ED	48	39.6	60.9
1	9	032C	48	37.7	66.1
1	11	036B	48	35.9	72.3
1	13	03AA	48	34.3	79.9
1	15	03E9	48	32.8	89.1
2	3	046E	48	41.8	56.4
2	5	04AC	48	37.7	66.1
2	7	04EA	48	34.3	79.9
3	3	066D	48	39.6	60.9
3	5	06AA	48	34.3	79.9
4	3	086C	48	37.7	66.1
5	3	0A6B	48	35.9	72.3
6	3	0C6A	48	34.3	79.9
7	3	0E69	48	32.8	89.1
1	3	026F	44	40.6	48.1
1	5	02AE	44	38.4	51.6
1	7	02ED	44	36.4	55.7
1	9	032C	44	34.6	60.4
1	11	036B	44	33	66.1
1	13	03AA	44	31.5	73
1	15	03E9	44	30.1	81.4
2	3	046E	44	38.4	51.6
2	5	04AC	44	34.6	60.4
2	7	04EA	44	31.5	73
2	9	0528	44	28.9	92.1
3	3	066D	44	36.4	55.7
3	5	06AA	44	31.5	73
4	3	086C	44	34.6	60.4
4	5	08A8	44	28.9	92.1
5	3	0A6B	44	33	66.1
6	3	0C6A	44	31.5	73
7	3	0E69	44	30.1	81.4
8	3	1068	44	28.9	92.1
1	3	026F	40	37	43.6

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]
1	5	02AE	40	34.9	46.8
1	7	02ED	40	33.1	50.5
1	9	032C	40	31.5	54.8
1	11	036B	40	30	59.9
1	13	03AA	40	28.7	66.1
1	15	03E9	40	27.4	73.7
2	3	046E	40	34.9	46.8
2	5	04AC	40	31.5	54.8
2	7	04EA	40	28.7	66.1
2	9	0528	40	26.3	83.3
3	3	066D	40	33.1	50.5
3	5	06AA	40	28.7	66.1
3	7	06E7	40	25.3	95.8
4	3	086C	40	31.5	54.8
4	5	08A8	40	26.3	83.3
5	3	0A6B	40	30	59.9
6	3	0C6A	40	28.7	66.1
7	3	0E69	40	27.4	73.7
8	3	1068	40	26.3	83.3
9	3	1267	40	25.3	95.8
1	3	026F	36	33.3	39.2
1	5	02AE	36	31.5	42
1	7	02ED	36	29.9	45.3
1	9	032C	36	28.4	49.2
1	11	036B	36	27.1	53.8
1	13	03AA	36	25.8	59.3
1	15	03E9	36	24.7	66.1
2	3	046E	36	31.5	42
2	5	04AC	36	28.4	49.2
2	7	04EA	36	25.8	59.3
2	9	0528	36	23.7	74.7
3	3	066D	36	29.9	45.3
3	5	06AA	36	25.8	59.3
3	7	06E7	36	22.8	85.8
4	3	086C	36	28.4	49.2
4	5	08A8	36	23.7	74.7
5	3	0A6B	36	27.1	53.8
6	3	0C6A	36	25.8	59.3

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]
7	3	0E69	36	24.7	66.1
8	3	1068	36	23.7	74.7
9	3	1267	36	22.8	85.8
1	3	026F	32	29.7	34.7
1	5	02AE	32	28	37.3
1	7	02ED	32	26.6	40.2
1	9	032C	32	25.3	43.6
1	11	036B	32	24.1	47.7
1	13	03AA	32	23	52.5
1	15	03E9	32	22	58.6
2	3	046E	32	28	37.3
2	5	04AC	32	25.3	43.6
2	7	04EA	32	23	52.5
2	9	0528	32	21.1	66.1
2	11	0566	32	19.5	89.1
3	3	066D	32	26.6	40.2
3	5	06AA	32	23	52.5
3	7	06E7	32	20.3	75.9
4	3	086C	32	25.3	43.6
4	5	08A8	32	21.1	66.1
5	3	0A6B	32	24.1	47.7
5	5	0AA6	32	19.5	89.1
6	3	0C6A	32	23	52.5
7	3	0E69	32	22	58.6
8	3	1068	32	21.1	66.1
9	3	1267	32	20.3	75.9
10	3	1466	32	19.5	89.1

## 16. Electrical Characteristics

### 16.1 Absolute maximum ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply slew rate	—	—	50	V/ms	
Power supply voltage 1*1	V <sub>DD5R</sub>	- 0.3	+ 6.0	V	
Power supply voltage 2*1	V <sub>DD5</sub>	- 0.3	+ 6.0	V	
Power supply voltage 4*1	V <sub>DD35</sub>	- 0.3	+ 6.0	V	
Relationship of the supply voltages	AV <sub>CC5</sub>	V <sub>DD5</sub> -0.3	V <sub>DD5</sub> +0.3	V	At least one pin of the Ports 25 to 29 (AN*) is used as digital input or output.
		V <sub>SS5</sub> -0.3	V <sub>DD5</sub> +0.3	V	All pins of the Ports 25 to 29 (AN*) follow the condition of V <sub>IA</sub>
Analog power supply voltage*1	AV <sub>CC5</sub>	- 0.3	+ 6.0	V	*2
Analog reference power supply voltage*1	AVRH	- 0.3	+ 6.0	V	*2
Input voltage 1*1	V <sub>I1</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD5</sub> + 0.3	V	
Input voltage 2*1	V <sub>I2</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD35</sub> + 0.3	V	External bus
Analog pin input voltage*1	V <sub>IA</sub>	AV <sub>SS5</sub> - 0.3	AV <sub>CC5</sub> + 0.3	V	
Output voltage 1*1	V <sub>O1</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD5</sub> + 0.3	V	
Output voltage 2*1	V <sub>O2</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD35</sub> + 0.3	V	External bus
Maximum clamp current	I <sub>CLAMP</sub>	- 4.0	+ 4.0	mA	*3
Total maximum clamp current	∑  I <sub>CLAMP</sub>	—	20	mA	*3
“L” level maximum output current*4	I <sub>OL</sub>	—	10	mA	
“L” level average output current*5	I <sub>OLAV</sub>	—	8	mA	
“L” level total maximum output current	∑ I <sub>OL</sub>	—	100	mA	
“L” level total average output current*6	∑ I <sub>OLAV</sub>	—	50	mA	
“H” level maximum output current*4	I <sub>OH</sub>	—	- 10	mA	
“H” level average output current*5	I <sub>OHAV</sub>	—	- 4	mA	
“H” level total maximum output current	∑ I <sub>OH</sub>	—	- 100	mA	
“H” level total average output current*6	∑ I <sub>OHAV</sub>	—	- 25	mA	

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Permitted operating frequency MB91F467TA, MB91F467TAH, MB91F469TA	$f_{max, CLKB}$	—	100	MHz	$T_A \leq 105^\circ\text{C}$
	$f_{max, CLKP}$	—	50		
	$f_{max, CLKT}$	—	50		
	$f_{max, CLKCAN}$	—	50		
Permitted operating frequency MB91F467TAH	$f_{max, CLKB}$	—	96	MHz	$105^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$
	$f_{max, CLKP}$	—	48		
	$f_{max, CLKT}$	—	48		
	$f_{max, CLKCAN}$	—	48		
Permitted power dissipation <sup>*7</sup>	$P_D$	—	1300 <sup>*8</sup>	mW	$T_A \leq 75^\circ\text{C}$
		—	1150 <sup>*8</sup>	mW	$T_A \leq 85^\circ\text{C}$
		—	570 <sup>*8</sup>	mW	$T_A \leq 105^\circ\text{C}$
		—	1300 <sup>*8</sup>	mW	$T_A \leq 100^\circ\text{C}$ , no Flash program/erase <sup>*9</sup>
		—	1000 <sup>*8</sup>	mW	$T_A \leq 115^\circ\text{C}$ , no Flash program/erase <sup>*9</sup>
		—	750 <sup>*8</sup>	mW	$T_A \leq 125^\circ\text{C}$ , no Flash program/erase <sup>*9</sup>
Operating temperature	$T_A$	- 40	$T_{A(max)}$	$^\circ\text{C}$	For $T_{A(max)}$ , refer to the ordering information
Storage temperature	Tstg	- 55	+ 150	$^\circ\text{C}$	


\*1 : The parameter is based on  $V_{SS5} = 0.0 \text{ V}$ .

\*2 :  $AV_{CC5}$  and  $AVRH5$  must not exceed  $V_{DD5} + 0.3 \text{ V}$ .

\*3 : • Use within recommended operating conditions.

- Use with DC voltage (current).
- +B signals are input signals that exceed the  $V_{DD5}$  voltage. +B signals should always be applied by connecting a limiting resistor between the +B signal and the microcontroller.
- The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed the rated value at any time, either instantaneously or for an extended period, when the +B signal is input.
- Note that when the microcontroller drive current is low, such as in the low power consumption modes, the +B input potential can increase the potential at the power supply pin via a protective diode, possibly affecting other devices.
- Note that if the +B signal is input when the microcontroller is off (not fixed at 0 V), power is supplied through the +B input pin; therefore, the microcontroller may partially operate.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.

- Do not leave +B input pins open.
- Example of recommended circuit :



- \*4 : Maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
- \*5 : Average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 100 ms period.
- \*6 : Total average output current is defined as the value of the average current flowing through all of the corresponding pins for a 100 ms period.
- \*7 : The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

$$P_{IO} = \sum (|V_{SS} - V_{OL}| * I_{OL} + |V_{DD} - V_{OH}| * I_{OH}) \quad (\text{IO load power dissipation, sum is performed on all IO ports})$$

$$P_{INT} = V_{DD}5R * I_{CC} + AV_{CC}5 * I_A + AVRH5 * I_R \quad (\text{internal power dissipation})$$

- \*8 : Worst case value for the QFP package mounted on a 4-layer PCB at specified  $T_A$  without air flow.
- \*9 : Please contact Cypress for reliability limitations when using under these conditions.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



**16.2 Recommended operating conditions**


 ( $V_{SS5} = 0.0\text{ V}$ )

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	$V_{DD5}$	3.0	—	5.5	V	
	$V_{DD5R}$	3.0	—	5.5	V	Internal regulator
	$V_{DD35}$	3.0	—	5.5	V	External bus
	$AV_{CC5}$	3.0	—	5.5	V	A/D converter
Smoothing capacitor at VCC18C pin	$C_S$	—	4.7	—	$\mu\text{F}$	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics.
Power supply slew rate		—	—	50	V/ms	
Operating temperature	$T_A$	- 40	—	$T_{A(max)}$	$^{\circ}\text{C}$	For $T_{A(max)}$ , refer to the ordering information
Main Oscillation stabilization time		10			ms	
Lock-up time PLL (4 MHz ->16 ...100MHz)				0.6	ms	
ESD Protection (Human body model)	$V_{surge}$	2			kV	$R_{discharge} = 1.5\text{k}\Omega$ $C_{discharge} = 100\text{pF}$
RC Oscillator	$f_{RC100kHz}$	50	100	200	kHz MHz	$V_{DDCORE} \geq 1.65\text{V}$
	$f_{RC2MHz}$	1	2	4		

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



**16.3 DC characteristics**

 Note: In the following tables, “V<sub>DD</sub>” means V<sub>DD35</sub> for pins of ext. bus or V<sub>DD5</sub> for other pins.

 In the following tables, “V<sub>SS</sub>” means V<sub>SS5</sub> for all pins.

 (V<sub>DD5</sub> = AV<sub>CC5</sub> = 3.0 V to 5.5 V, V<sub>SS5</sub> = 0 V, T<sub>A</sub> = -40 °C to T<sub>A(max)</sub>)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input “H” voltage	V <sub>IH</sub>	—	Port inputs if CMOS Hysteresis 0.8/0.2 input is selected	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	CMOS hysteresis input
		—	Port inputs if CMOS Hysteresis 0.7/0.3 input is selected	0.7 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V
				0.74 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	3 V ≤ V <sub>DD</sub> < 4.5 V
		—	AUTOMOTIVE Hysteresis input is selected	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	
	—	Port inputs if TTL input is selected	2.0	—	V <sub>DD</sub> + 0.3	V		
	V <sub>IHR</sub>	INITX	—	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	INITX input pin (CMOS Hysteresis)
	V <sub>IHM</sub>	MD_2 to MD_0	—	V <sub>DD</sub> - 0.3	—	V <sub>DD</sub> + 0.3	V	Mode input pins
	V <sub>IHX0S</sub>	X0, X0A	—	2.5	—	V <sub>DD</sub> + 0.3	V	External clock in “Oscillation mode”
V <sub>IHX0F</sub>	X0	—	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	External clock in “Fast Clock Input mode”	
Input “L” voltage	V <sub>IL</sub>	—	Port inputs if CMOS Hysteresis 0.8/0.2 input is selected	V <sub>SS</sub> - 0.3	—	0.2 × V <sub>DD</sub>	V	
		—	Port inputs if CMOS Hysteresis 0.7/0.3 input is selected	V <sub>SS</sub> - 0.3	—	0.3 × V <sub>DD</sub>	V	
				V <sub>SS</sub> - 0.3	—	0.5 × V <sub>DD</sub>	V	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V
		—	AUTOMOTIVE Hysteresis input is selected	V <sub>SS</sub> - 0.3	—	0.46 × V <sub>DD</sub>	V	3 V ≤ V <sub>DD</sub> < 4.5 V
	—	Port inputs if TTL input is selected	V <sub>SS</sub> - 0.3	—	0.8	V		
	V <sub>ILR</sub>	INITX	—	V <sub>SS</sub> - 0.3	—	0.2 × V <sub>DD</sub>	V	INITX input pin (CMOS Hysteresis)
	V <sub>ILM</sub>	MD_2 to MD_0	—	V <sub>SS</sub> - 0.3	—	V <sub>SS</sub> + 0.3	V	Mode input pins
	V <sub>ILXDS</sub>	X0, X0A	—	V <sub>SS</sub> - 0.3	—	0.5	V	External clock in “Oscillation mode”

$(V_{DD5} = AV_{CC5} = 3.0\text{ V to } 5.5\text{ V}, V_{SS5} = 0\text{ V}, T_A = -40\text{ }^\circ\text{C to } T_{A(max)})$ 

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "L" voltage	$V_{ILXDF}$	X0	—	$V_{SS} - 0.3$	—	$0.2 \cdot V_{DD}$	V	External clock in "Fast Clock Input mode"
Output "H" voltage	$V_{OH2}$	Normal outputs	$4.5\text{V} \leq V_{DD} \leq 5.5\text{V}, I_{OH} = -2\text{mA}$	$V_{DD} - 0.5$	—	—	V	Driving strength set to 2 mA
			$3.0\text{V} \leq V_{DD} \leq 4.5\text{V}, I_{OH} = -1.6\text{mA}$					
	$V_{OH5}$	Normal outputs	$4.5\text{V} \leq V_{DD} \leq 5.5\text{V}, I_{OH} = -5\text{mA}$ $3.0\text{V} \leq V_{DD} \leq 4.5\text{V}, I_{OH} = -3\text{mA}$	$V_{DD} - 0.5$	—	—	V	Driving strength set to 5 mA
	$V_{OH3}$	$I^2C$ outputs	$3.0\text{V} \leq V_{DD} \leq 5.5\text{V}, I_{OH} = -3\text{mA}$	$V_{DD} - 0.5$	—	—	V	
Output "L" voltage	$V_{OL2}$	Normal outputs	$4.5\text{V} \leq V_{DD} \leq 5.5\text{V}, I_{OL} = +2\text{mA}$	—	—	0.4	V	Driving strength set to 2 mA
			$3.0\text{V} \leq V_{DD} \leq 4.5\text{V}, I_{OL} = +1.6\text{mA}$					
	$V_{OL5}$	Normal outputs	$4.5\text{V} \leq V_{DD} \leq 5.5\text{V}, I_{OL} = +5\text{mA}$ $3.0\text{V} \leq V_{DD} \leq 4.5\text{V}, I_{OL} = +3\text{mA}$	—	—	0.4	V	Driving strength set to 5 mA
	$V_{OL3}$	$I^2C$ outputs	$3.0\text{V} \leq V_{DD} \leq 5.5\text{V}, I_{OL} = +3\text{mA}$	—	—	0.4	V	
Input leakage current	$I_{IL}$	Pnn_m *1	$3.0\text{V} \leq V_{DD} \leq 5.5\text{V}$ $V_{SS5} < V_I < V_{DD}$ $T_A = 25\text{ }^\circ\text{C}$	-1	—	+1	$\mu\text{A}$	
			$3.0\text{V} \leq V_{DD} \leq 5.5\text{V}$ $V_{SS5} < V_I < V_{DD}$ $T_A = T_{A(max)}$	-3	—	+3		
Analog input leakage current	$I_{AIN}$	ANn *3	$3.0\text{V} \leq V_{DD} \leq 5.5\text{V}$ $T_A = 25\text{ }^\circ\text{C}$	-1	—	+1	$\mu\text{A}$	
			$3.0\text{V} \leq V_{DD} \leq 5.5\text{V}$ $T_A = T_{A(max)}$	-3	—	+3	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	Pnn_m *4, INITX	$3.0\text{V} \leq V_{DD} \leq 3.6\text{V}$	40	100	160	k $\Omega$	
			$4.5\text{V} \leq V_{DD} \leq 5.5\text{V}$	25	50	100		
Pull-down resistance	$R_{DOWN}$	Pnn_m *4	$3.0\text{V} \leq V_{DD} \leq 3.6\text{V}$	40	100	180	k $\Omega$	
			$4.5\text{V} \leq V_{DD} \leq 5.5\text{V}$	25	50	100		
Input capacitance	$C_{IN}$	All except $V_{DD5}, V_{DD5R}, V_{SS5}, AV_{CC5}, AV_{SS}, AVRH5$	$f = 1\text{ MHz}$	-	5	15	pF	

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current MB91F467TA	$I_{CC}$	$V_{DD5R}$	CLKB: 100 MHz CLKP: 50 MHz CLKT: 50 MHz CLKCAN: 50 MHz	—	110	140	mA	Code fetch from Flash
	$I_{CCH}$	$V_{DD5R}$	$T_A = +25\text{ }^\circ\text{C}$	—	30	150	$\mu\text{A}$	At stop mode *2
			$T_A = +105\text{ }^\circ\text{C}$	—	300	2000	$\mu\text{A}$	
			$T_A = +125\text{ }^\circ\text{C}$	—	600	4000	$\mu\text{A}$	
			$T_A = +25\text{ }^\circ\text{C}$	—	100	500	$\mu\text{A}$	RTC : 4 MHz mode *2
			$T_A = +105\text{ }^\circ\text{C}$	—	500	2200	$\mu\text{A}$	
			$T_A = +125\text{ }^\circ\text{C}$	—	800	4400	$\mu\text{A}$	
			$T_A = +25\text{ }^\circ\text{C}$	—	50	250	$\mu\text{A}$	RTC : 100 kHz mode *2 32 kHz mode *5
			$T_A = +105\text{ }^\circ\text{C}$	—	400	2100	$\mu\text{A}$	
	$T_A = +125\text{ }^\circ\text{C}$	—	700	4200	$\mu\text{A}$			
	$I_{LVE}$	$V_{DD5}$	—	—	70	150	$\mu\text{A}$	External low voltage detection
$I_{LVI}$	$V_{DD5R}$	—	—	50	100	$\mu\text{A}$	Internal low voltage detection	
$I_{OSC}$	$V_{DD5}$	—	—	250	500	$\mu\text{A}$	Main clock (4 MHz)	
		—	—	20	40	$\mu\text{A}$	Sub clock (32 kHz)	
Power supply current MB91F469TA (target data)	$I_{CC}$	$V_{DD5R}$	CLKB: 100 MHz CLKP: 50 MHz CLKT: 50 MHz CLKCAN: 50 MHz	—	140	170	mA	Code fetch from Flash
	$I_{CCH}$	$V_{DD5R}$	$T_A = +25\text{ }^\circ\text{C}$	—	50	210	$\mu\text{A}$	At stop mode*2
			$T_A = +105\text{ }^\circ\text{C}$	—	0.6	2.8	mA	
			$T_A = +25\text{ }^\circ\text{C}$	—	120	560	$\mu\text{A}$	RTC : 4 MHz mode *2
			$T_A = +105\text{ }^\circ\text{C}$	—	0.7	3.2	mA	
			$T_A = +25\text{ }^\circ\text{C}$	—	70	310	$\mu\text{A}$	RTC : 100 kHz mode *2 32 kHz mode *5
			$T_A = +105\text{ }^\circ\text{C}$	—	0.65	3.0	mA	
	$I_{LVE}$	$V_{DD5}$	—	—	70	150	$\mu\text{A}$	External low voltage detection
	$I_{LVI}$	$V_{DD5R}$	—	—	50	100	$\mu\text{A}$	Internal low voltage detection
	$I_{OSC}$	$V_{DD5}$	—	—	250	500	$\mu\text{A}$	Main clock (4 MHz)
			—	—	20	40	$\mu\text{A}$	Sub clock (32 kHz)

\*1 Pnn\_m includes all pins unless the pins, which include analog inputs.

\*2 Main regulator OFF, sub regulator set to 1.2V, Low voltage detection disabled.

- \*3 ANn includes all pins where AN channels are enabled.
- \*4 Pnn\_m includes all GPIO pins. The pull down resistors must be enabled by PPER/PPCR setting and the pins must be in input direction.
- \*5 Main regulator OFF, sub regulator set to 1.2V, Low voltage detection disabled, RC oscillator enabled.  
Additional current consumption of Sub oscillator  $I_{OSC}$  has to be taken into account.

**16.4 A/D converter characteristics**
 $(V_{DD5} = AV_{CC5} = 3.0 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } T_{A(\text{max})})$ 

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	- 3	—	+ 3	LSB	
Nonlinearity error	—	—	- 2.5	—	+ 2.5	LSB	
Differential nonlinearity error	—	—	- 1.9	—	+ 1.9	LSB	
Zero reading voltage	$V_{OT}$	ANn	AVRL-1.5 LSB	AVRL + 0.5 LSB	AVRL + 2.5 LSB	V	
Full scale reading voltage	$V_{FST}$	ANn	AVRH-3.5 LSB	AVRH-1.5 LSB	AVRH + 0.5 LSB	V	
Compare time	$T_{comp}$	—	0.6	—	16,500	$\mu\text{s}$	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$
			2.0	—	—	$\mu\text{s}$	$3.0 \text{ V} \leq AV_{CC5} \leq 4.5 \text{ V}$
Sampling time	$T_{samp}$	—	0.4	—	—	$\mu\text{s}$	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}, R_{EXT} < 2 \text{ k}\Omega$
			1.0	—	—	$\mu\text{s}$	$3.0 \text{ V} \leq AV_{CC5} \leq 4.5 \text{ V}, R_{EXT} < 1 \text{ k}\Omega$
Conversion time	$T_{conv}$	—	1.0	—	—	$\mu\text{s}$	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$
			3.0	—	—	$\mu\text{s}$	$3.0 \text{ V} \leq AV_{CC5} \leq 4.5 \text{ V}$
Input capacitance	$C_{IN}$	ANn	—	—	11	pF	
Input resistance	$R_{IN}$	ANn	—	—	2.6	k $\Omega$	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$
			—	—	12.1	k $\Omega$	$3.0 \text{ V} \leq AV_{CC5} \leq 4.5 \text{ V}$
Analog input leakage current	$I_{AIN}$	ANn	- 1	—	+ 1	$\mu\text{A}$	$T_A = + 25^\circ\text{C}$
			- 3	—	+ 3	$\mu\text{A}$	$T_A = + 105^\circ\text{C}$
Analog input voltage range	$V_{AIN}$	ANn	AVRL	—	AVRH	V	
Offset between input channels	—	ANn	—	—	4	LSB	

*(Continued)*

Note : The accuracy gets worse as AVRH - AVRL becomes smaller

(Continued)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Reference voltage range	AVRH	AVRH5	$0.75 \cdot AV_{CC5}$	—	$AV_{CC5}$	V	
	AVRL	AVSS5	$AV_{SS5}$	—	$AV_{CC5} \cdot 0.25$	V	
Power supply current per ADC macro *3	$I_A$	$AV_{CC5}$	—	2.5	5	mA	A/D Converter active
	$I_{AH}$	$AV_{CC5}$	—	—	5	μA	A/D Converter not operated *1
Reference voltage current per ADC macro *3	$I_R$	AVRH5	—	0.7	1	mA	A/D Converter active
	$I_{RH}$	AVRH5	—	—	5	μA	A/D Converter not operated *2

\*1 : Supply current at  $AV_{CC5}$ , if A/D converter and ALARM comparator are not operating,  
( $V_{DD5} = AV_{CC5} = AVRH = 5.0$  V)

\*2 : Input current at AVRH5, if A/D converter is not operating, ( $V_{DD5} = AV_{CC5} = AVRH = 5.0$  V)

\*3 : The current consumption per ADC macro is given here. On devices having more than one A/D converter, the current values have to be multiplied by the number of macros.

Sampling Time Calculation

$$T_{\text{samp}} = (2.25 \text{ k}\Omega + R_{\text{EXT}}) \times 10.7 \text{ pF} \times 7; \quad \text{for } 4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$$


$$T_{\text{samp}} = (13.6 \text{ k}\Omega + R_{\text{EXT}}) \times 10.7 \text{ pF} \times 7; \quad \text{for } 3.0 \text{ V} \leq AV_{CC5} \leq 4.5 \text{ V}$$

Conversion Time Calculation

$$T_{\text{conv}} = T_{\text{samp}} + T_{\text{comp}}$$

**Definition of A/D converter terms**

- Resolution  
Analog variation that is recognizable by the A/D converter.
- Nonlinearity error  
Deviation between actual conversion characteristics and a straight line connecting the zero transition point (00 0000 0000<sub>B</sub> ↔ 00 0000 0001<sub>B</sub>) and the full scale transition point (11 1111 1110<sub>B</sub> ↔ 11 1111 1111<sub>B</sub>).
- Differential nonlinearity error  
Deviation of the input voltage from the ideal value that is required to change the output code by 1 LSB.
- Total error  
This error indicates the difference between actual and theoretical values, including the zero transition error, full scale transition error, and nonlinearity error.



$$1\text{LSB}' (\text{ideal value}) = \frac{\text{AVRH} - \text{AV}_{\text{SS5}}}{1024} \text{ [V]}$$

$$\text{Total error of digital output } N = \frac{V_{\text{NT}} - \{1 \text{LSB}' \cdot (N - 1) + 0.5 \text{LSB}'\}}{1 \text{LSB}'}$$

N : A/D converter digital output value

V<sub>OT</sub>' (ideal value) = AV<sub>SS5</sub> + 0.5 LSB' [V]


V<sub>FST</sub>' (ideal value) = AVRH - 1.5 LSB' [V]

V<sub>NT</sub> : Voltage at which the digital output changes from (N + 1)<sub>H</sub> to N<sub>H</sub>

(Continued)



(Continued)



$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1\text{LSB} \cdot (N - 1) + V_{OT}\}}{1\text{LSB}} \text{ [LSB]}$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{LSB}} - 1 \text{ [LSB]}$$

$$1\text{LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which the digital output changes from 000<sub>H</sub> to 001<sub>H</sub>.

V<sub>FST</sub> : Voltage at which the digital output changes from 3FE<sub>H</sub> to 3FF<sub>H</sub>.

**16.5 FLASH memory program/erase characteristics**

16.5.1 MB91F467TA, MB91F469TA

(T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V)

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	0.5	2.0	s	Erase programming time not included
Chip erase time	-	n*0.5	n*2.0	s	n is the number of Flash sector of the device
Word programming time	-	6	100	µs	System overhead time not included
Programme/Erase cycle	10 000			cycle	
Flash data retention time	20			year	*1

\*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)


**16.6 AC characteristics**

16.6.1 Clock timing

( $V_{DD5} = 3.0\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Value			Unit	Condition
			Min	Typ	Max		
Clock frequency	$f_C$	X0 X1	3.5	4	16	MHz	Opposite phase external supply or crystal
		X0A X1A	32	32.768	100	kHz	


**Clock timing condition**



16.6.2 Reset input ratings

( $V_{DD5} = 3.0\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
INITX input time (at power-on)	$t_{INTL}$	INITX	—	10	—	ms
INITX input time (other than the above)				20	—	$\mu\text{s}$



16.6.3 LIN-USART Timings at  $V_{DD5} = 3.0$  to  $5.5$  V

- Conditions during AC measurements
- All AC tests were measured under the following conditions:
  - $I_{Odrive} = 5$  mA
  - $V_{DD5} = 3.0$  V to  $5.5$  V,  $I_{load} = 3$  mA
  - $V_{SS5} = 0$  V
  - $T_A = -40$  to  $T_{A(max)}$
  - $C_l = 50$  pF (load capacity value of pins when testing)
  - $VOL = 0.2 \times V_{DD5}$ ,
  - $VOH = 0.8 \times V_{DD5}$
  - EPILR = 0, PILR = 1 (Automotive Level = worst case)

( $V_{DD5} = 3.0$  V to  $5.5$  V,  $V_{SS5} = 0$  V,  $T_A = -40^\circ\text{C}$  to  $T_{A(max)}$ )

Parameter	Symbol	Pin name	Condition	$V_{DD5} = 3.0$ V to $4.5$ V		$V_{DD5} = 4.5$ V to $5.5$ V		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYCI}$	SCKn	Internal clock operation (master mode)	$4 t_{CLKP}$	—	$4 t_{CLKP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCKn SOTn		- 30	30	- 20	20	ns
SOT → SCK ↓ delay time	$t_{OVSHI}$	SCKn SOTn		$m \times t_{CLKP} - 30^*$	—	$m \times t_{CLKP} - 20^*$	—	ns
Valid SIN → SCK ↑ setup time	$t_{IVSHI}$	SCKn SINn		$t_{CLKP} + 55$	—	$t_{CLKP} + 45$	—	ns
SCK ↑ → valid SIN hold time	$t_{SHIXI}$	SCKn SINn		0	—	0	—	ns
Serial clock "H" pulse width	$t_{SHSLE}$	SCKn	External clock operation (slave mode)	$t_{CLKP} + 10$	—	$t_{CLKP} + 10$	—	ns
Serial clock "L" pulse width	$t_{SLSHE}$	SCKn		$t_{CLKP} + 10$	—	$t_{CLKP} + 10$	—	ns
SCK ↓ → SOT delay time	$t_{SLOVE}$	SCKn SOTn		—	$2 t_{CLKP} + 55$	—	$2 t_{CLKP} + 45$	ns
Valid SIN → SCK ↑ setup time	$t_{IVSHE}$	SCKn SINn		10	—	10	—	ns
SCK ↑ → valid SIN hold time	$t_{SHIXE}$	SCKn SINn		$t_{CLKP} + 10$	—	$t_{CLKP} + 10$	—	ns
SCK rising time	$t_{FE}$	SCKn		—	20	—	20	ns
SCK falling time	$t_{RE}$	SCKn		—	20	—	20	ns


\* : Parameter m depends on  $t_{SCYCI}$  and can be calculated as :

- if  $t_{SCYCI} = 2 \times k \times t_{CLKP}$ , then  $m = k$ , where  $k$  is an integer  $> 2$
- if  $t_{SCYCI} = (2 \times k + 1) \times t_{CLKP}$ , then  $m = k + 1$ , where  $k$  is an integer  $> 1$


Notes : • The above values are AC characteristics for CLK synchronous mode.

- $t_{CLKP}$  is the cycle time of the peripheral clock.

**Internal clock mode (master mode)**



**External clock mode (slave mode)**



**16.6.4 I<sup>2</sup>C AC Timings at V<sub>DD5</sub> = 3.0 to 5.5 V**

- Conditions during AC measurements

All AC tests were measured under the following conditions:

- I<sub>Odrive</sub> = 3 mA
- V<sub>DD5</sub> = 3.0 V to 5.5 V, I<sub>load</sub> = 3 mA
- V<sub>SS5</sub> = 0 V
- T<sub>A</sub> = -40°C to T<sub>A(max)</sub>
- C<sub>l</sub> = 50 pF
- VOL = 0.3 · V<sub>DD5</sub>
- VOH = 0.7 · V<sub>DD5</sub>
- EPILR = 0, PILR = 0 (CMOS Hysteresis 0.3 · V<sub>DD5</sub>/0.7 · V<sub>DD5</sub>)


Fast mode:

(V<sub>DD5</sub> = 3.5 V to 5.5 V, V<sub>SS5</sub> = 0 V, T<sub>A</sub> = -40°C to T<sub>A(max)</sub>)

Parameter	Symbol	Pin name	Value		Unit	Remark
			Min	Max		
SCL clock frequency	f <sub>SCL</sub>	SCLn	0	400	kHz	
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t <sub>HD;STA</sub>	SCLn, SDA <sub>n</sub>	0.6	—	μs	
LOW period of the SCL clock	t <sub>LOW</sub>	SCLn	1.3	—	μs	
HIGH period of the SCL clock	t <sub>HIGH</sub>	SCLn	0.6	—	μs	
Setup time for a repeated START condition	t <sub>SU;STA</sub>	SCLn, SDA <sub>n</sub>	0.6	—	μs	
Data hold time for I <sup>2</sup> C-bus devices	t <sub>HD;DAT</sub>	SCLn, SDA <sub>n</sub>	0	0.9	μs	
Data setup time	t <sub>SU;DAT</sub>	SCLn SDA <sub>n</sub>	100	—	ns	
Rise time of both SDA and SCL signals	t <sub>r</sub>	SCLn, SDA <sub>n</sub>	20 + 0.1C <sub>b</sub>	300	ns	
Fall time of both SDA and SCL signals	t <sub>f</sub>	SCLn, SDA <sub>n</sub>	20 + 0.1C <sub>b</sub>	300	ns	
Setup time for STOP condition	t <sub>SU;STO</sub>	SCLn, SDA <sub>n</sub>	0.6	—	μs	
Bus free time between a STOP and START condition	t <sub>BUF</sub>	SCLn, SDA <sub>n</sub>	1.3	—	μs	
Capacitive load for each bus line	C <sub>b</sub>	SCLn, SDA <sub>n</sub>	—	400	pF	
Pulse width of spike suppressed by input filter	t <sub>SP</sub>	SCLn, SDA <sub>n</sub>	0	(1..1.5) · t <sub>CLKP</sub>	ns	*1

\*1 : The noise filter will suppress single spikes with a pulse width of 0ns and between (1 to 1.5) cycles of peripheral clock, depending on the phase relationship between I<sup>2</sup>C signals (SDA, SCL) and peripheral clock.

Note: t<sub>CLKP</sub> is the cycle time of the peripheral clock.






16.6.5 Free-run timer clock

( $V_{DD5} = 3.0\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	CKn	—	$4t_{CLKP}$	—	ns

Note :  $t_{CLKP}$  is the cycle time of the peripheral clock.




16.6.6 Trigger input timing

( $V_{DD5} = 3.0\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input capture input trigger	$t_{INP}$	ICUn	—	$5t_{CLKP}$	—	ns
A/D converter trigger	$t_{ATGX}$	ATGX	—	$5t_{CLKP}$	—	ns

Note :  $t_{CLKP}$  is the cycle time of the peripheral clock.



16.6.7 External Bus AC Timings at  $V_{DD35} = 4.5$  to  $5.5$  V

- Conditions during AC measurements

All AC tests were measured under the following conditions:


- $I_{Odrive} = 5$  mA
- $V_{DD35} = 4.5$  V to  $5.5$  V,  $I_{load} = 5$  mA
- $V_{SS5} = 0$  V
- $T_A = -40^{\circ}\text{C}$  to  $T_{A(max)}$
- $C_l = 50$  pF
- $VOL = 0.2 \cdot V_{DD35}$
- $VOH = 0.8 \cdot V_{DD35}$
- $EPILR = 0$ ,  $PILR = 1$  (Automotive Level = worst case)

Basic Timing

( $V_{DD35} = 4.5$  V to  $5.5$  V,  $V_{SS5} = 0$  V,  $T_A = -40^{\circ}\text{C}$  to  $T_{A(max)}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK	$t_{CLCH}$	SYSCLK	$1/2 \cdot t_{CLKT} - 7$	$1/2 \cdot t_{CLKT} + 7$	ns
	$t_{CHCL}$		$1/2 \cdot t_{CLKT} - 7$	$1/2 \cdot t_{CLKT} + 7$	ns
SYSCLK ↓ to CSXn delay time	$t_{CLCSL}$	SYSCLK CSXn	—	9	ns
	$t_{CLCSH}$		—	8	ns
SYSCLK ↑ to CSXn delay time (Addr → CS delay)	$t_{CHCSL}$		-5	+2	ns
SYSCLK ↓ to ASX delay time	$t_{CLASL}$	SYSCLK ASX	—	8	ns
	$t_{CLASH}$		—	8	ns
SYSCLK ↓ to Address valid delay time	$t_{CLAV}$	SYSCLK A23 to A0	—	11	ns


Note :  $t_{CLKT}$  is the cycle time of the external bus clock.



## Synchronous/Asynchronous read access

( $V_{DD35} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK $\uparrow$ to RDX delay time	TCHRL	SYSCLK RDX	-5	2	ns
	TCHRH		-5	2	ns
Data valid to RDX $\uparrow$ setup time	TDSRH	RDX D31 to D16	20	—	ns
RDX $\uparrow$ to Data valid hold time	TRHDX	RDX D31 to D16	0	—	ns
SYSCLK $\downarrow$ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK WRXn	—	9	ns
	TCLWRH		-1	—	ns
SYSCLK $\downarrow$ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	9	ns
	TCLCSH		—	8	ns



## Synchronous write access - byte control type

( $V_{DD35} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WEX delay time	TCLWL	SYSCLK	—	9	ns
	TCLWH	WEX	2	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	- 11	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$t_{CLKT} - 10$	—	ns
SYSCLK ↓ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK	—	9	ns
	TCLWRH	WRXn	- 1	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK	—	9	ns
	TCLCSH	CSXn	—	8	ns



Synchronous write access - no byte control type

( $V_{DD35} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WRXn delay time	TCLWRL	SYSCLK WRXn	—	9	ns
	TCLWRH		-1	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	-12	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$t_{CLKT} - 8$	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	9	ns
	TCLCSH		—	8	ns



Asynchronous write access - byte control type

( $V_{DD35} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WEX ↓ to WEX ↑ pulse width	TWLWH	WEX	$t_{CLKT} - 2$	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	$1/2 \cdot t_{CLKT} - 13$	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$1/2 \cdot t_{CLKT} - 10$	—	ns
WEX to WRXn delay time	TWRLWL	WEX WRXn	—	$1/2 \cdot t_{CLKT} + 2$	ns
	TWHWRH	WRXn	$1/2 \cdot t_{CLKT} - 4$	—	ns
WEX to CSXn delay time	TCLWL	WEX CSXn	—	$1/2 \cdot t_{CLKT}$	ns
	TWHCH	CSXn	$1/2 \cdot t_{CLKT} - 5$	—	ns



Asynchronous write access - no byte control type

( $V_{DD35} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WRXn ↓ to WRXn ↑ pulse width	TWRLWRH	WRXn	$t_{CLKT} - 1$	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	$1/2 \cdot t_{CLKT} - 14$	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$1/2 \cdot t_{CLKT} - 7$	—	ns
WRXn to CSXn delay time	TCLWRL	WRXn CSXn	—	$1/2 \cdot t_{CLKT} - 1$	ns
	TWRHCH		$1/2 \cdot t_{CLKT} - 3$	—	ns






*RDY waitcycle insertion*

( $V_{DD35} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
RDY setup time	TRDYS	SYSCLK RDY	21	—	ns
RDY hold time	TRDYH	SYSCLK RDY	0	—	ns



16.6.8 External Bus AC Timings at  $V_{DD35} = 3.0$  to  $4.5$  V

- Conditions during AC measurements


All AC tests were measured under the following conditions:

- $I_{Odrive} = 5$  mA
- $V_{DD35} = 3.0$  V to  $4.5$  V,  $I_{load} = 3$  mA
- $V_{SS5} = 0$  V
- $T_A = -40^{\circ}\text{C}$  to  $T_{A(max)}$
- $C_l = 50$  pF
- $VOL = 0.2 \cdot V_{DD35}$
- $VOH = 0.8 \cdot V_{DD35}$
- $EPILR = 0$ ,  $PILR = 1$  (Automotive Level = worst case)

Basic Timing

( $V_{DD35} = 3.0$  V to  $4.5$  V,  $V_{SS5} = 0$  V,  $T_A = -40^{\circ}\text{C}$  to  $T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK	TCLCH	SYSCLK	$1/2 \cdot t_{CLKT} - 13$	$1/2 \cdot t_{CLKT} + 13$	ns
	TCHCL		$1/2 \cdot t_{CLKT} - 13$	$1/2 \cdot t_{CLKT} + 13$	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	6	ns
	TCLCSH		—	7	ns
SYSCLK ↑ to CSXn delay time (Addr → CS delay)	TCHCSL		-11	0	ns
SYSCLK ↓ to ASX delay time	TCLASL	SYSCLK ASX	—	6	ns
	TCLASH	—	9	ns	
SYSCLK ↓ to Address valid delay time	TCLAV	SYSCLK A23 to A0	—	13	ns



## Synchronous/Asynchronous read access

( $V_{DD35} = 3.0\text{ V to }4.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK $\uparrow$ to RDX delay time	TCHRL	SYSCLK	-12	0	ns
	TCHRH	RDX	-9	1	ns
Data valid to RDX $\uparrow$ setup time	TDSRH	RDX D31 to D16	29	—	ns
RDX $\uparrow$ to Data valid hold time (internal SYSCLK $\rightarrow$ MCLKI / /MCLKI feedback)	TRHDX	RDX D31 to D16	0	—	ns
SYSCLK $\downarrow$ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK	—	6	ns
	TCLWRH	WRXn	0	—	ns
SYSCLK $\downarrow$ to CSXn delay time	TCLCSL	SYSCLK	—	6	ns
	TCLCSH	CSXn	—	7	ns



## Synchronous write access - byte control type

( $V_{DD35} = 3.0\text{ V to }4.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WEX delay time	TCLWL	SYSCLK	—	7	ns
	TCLWH	WEX	1	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	-20	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$t_{CLKT} - 19$	—	ns
SYSCLK ↓ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK	—	6	ns
	TCLWRH	WRXn	0	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK	—	6	ns
	TCLCSH	CSXn	—	7	ns



Synchronous write access - no byte control type

( $V_{DD35} = 3.0\text{ V to }4.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WRXn delay time	TCLWRL	SYSCLK	—	6	ns
	TCLWRH	WRXn	0	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	-20	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$t_{CLKT} - 14$	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK	—	6	ns
	TCLCSH	CSXn	—	7	ns



## Asynchronous write access - byte control type

( $V_{DD35} = 3.0\text{ V to }4.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WEX ↓ to WEX ↑ pulse width	TWLWH	WEX	$t_{CLKT} - 2$	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	$1/2 \cdot t_{CLKT} - 20$	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$1/2 \cdot t_{CLKT} - 20$	—	ns
WEX to WRXn delay time	TWRLWL	WEX WRXn	—	$1/2 \cdot t_{CLKT} + 3$	ns
	TWHWRH	WEX WRXn	$1/2 \cdot t_{CLKT} - 7$	—	ns
WEX to CSXn delay time	TCLWL	WEX CSXn	—	$1/2 \cdot t_{CLKT} - 1$	ns
	TWHCH	WEX CSXn	$1/2 \cdot t_{CLKT} - 4$	—	ns



Asynchronous write access - no byte control type

( $V_{DD35} = 3.0\text{ V to }4.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WRXn ↓ to WRXn ↑ pulse width	TWRLWRH	WRXn	$t_{CLKT} - 2$	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	$1/2 \cdot t_{CLKT} - 21$	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$1/2 \cdot t_{CLKT} - 18$	—	ns
WRXn to CSXn delay time	TCLWRL	WRXn CSXn	—	$1/2 \cdot t_{CLKT} - 1$	ns
	TWRHCH		$1/2 \cdot t_{CLKT} - 4$	—	ns






## RDY waitcycle insertion

( $V_{DD35} = 3.0\text{ V to }4.5\text{ V}$ ,  $V_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }T_{A(max)}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
RDY setup time	TRDYS	SYSCLK RDY	37	—	ns
RDY hold time	TRDYH	SYSCLK RDY	0	—	ns




**17. Ordering Information**


Part number	Package	Maximum ambient temperature $T_{A(max)}$	Remarks
MB91F467TAPMC-GSE2	144-pin plastic QFP (FPT-144P-M08)	+ 125°C	Lead-free package
MB91F469TAPMC-GSE2 *1		+ 105°C	

\* 1: This device is planned.

**18. Package Dimension**

<p>144-pin plastic LQFP</p>  <p>(FPT-144P-M08)</p>	Lead pitch	0.50 mm
	Package width × package length	20.0 × 20.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	1.20 g
	Code (Reference)	P-LFQFP144-20×20-0.50

144-pin plastic LQFP (FPT-144P-M08)



22.00±0.20(.866±.008)SQ  
 \* 20.00±0.10(.787±.004)SQ

108 73 109 72 144 37

INDEX

LEAD No. 1

0.50(.020) 0.22±0.05 (.009±.002) 0.08(.003) M

0.145±0.055 (.006±.002)

0.08(.003)

Details of "A" part

1.50<sup>+0.20</sup>/<sub>-0.10</sub> (.059<sup>+0.008</sup>/<sub>-0.004</sub>) (Mounting height)

0°-8°

0.10±0.10 (.004±.004) (Stand off)

0.25(.010)

0.50±0.20 (.020±.008)

0.60±0.15 (.024±.006)

Note 1) \*:Values do not include resin protrusion.  
 Resin protrusion is +0.25(.010)Max(each side).  
 Note 2) Pins width and pins thickness include plating thickness.  
 Note 3) Pins width do not include tie bar cutting remainder.

© 2003-2010 FUJITSU SEMICONDUCTOR LIMITED F144019S-c-4-8

Dimensions in mm (inches).  
 Note: The values in parentheses are reference values.

**19. Revision History**

Version	Date	Remark
2.0	2008-09-02	Initial version
2.1	2008-11-17	Pinout re-drawn Port Multiplexing: Chapter updated and pinout re-drawn Chapter Memo and Disclaimer added Notes on PS register: Updated for better readability Embedded Program/Data Memory: - Corrected Flash and Boot security vector addresses - Added note about flash memory operation mode switching - Added section Poweron Sequence in parallel programming mode Flash Security: - Corrected FSV2 table header - Sector SA23 is available on F467TA Absolute Maximum Ratings: - corrected Relationship of the supply voltages (Remarks only) - added maximal output currents DC Characteristics: - Added Analog input leakage current - Corrected Pull-Up and Pull Down resistance A/D converter characteristics - added Offset between input channels - updated drawings (regarding nonlinearity error)  Chapter Memo and Disclaimer added
2.2	2009-01-09	Flash Security: added Notes About Flash Memory CRC Calculation F469T: DC characteristics: corrected the current consumption values $I_{CC}$ , $I_{CCH}$

Version 1E		2009-06-01
Page	Section	Change Results
6	Pin Assignment 1. MB91F467TA, MB91F469TA	Corrected the pin name (No.38) in figure. (P10_0/SYSCLK/SYSCLK → P10_0/SYSCLK)
8	Pin Description 1. MB91F467TA, MB91F469TA	Corrected "Pin name" and "Function" of the pin no.10 in the table. (A16, A17 → A16 (bit16, bit17) → (bit16) PPG8, PPG9 → PPG8) Corrected "Pin name" and "Function" of the pin no.11 in the table. (A16, A17 → A17 (bit16, bit17) → (bit17) PPG8, PPG9 → PPG9)
11		Corrected "Function" of the pin no.51 in the table. (SG0 → SGO)
26	Port Multiplexing 2. Multiplex Pinout MB91F467TA, MB91F469TA	Corrected the pin name(No.38 and No.87 to No.89) in figure. (VDD5R_2 → VDD5R VDD5R_1 → VDD5R VCC18C_1 → VCC18C P10_0/SYSCLK/SYSCLK → P10_0/SYSCLK)

Version 1E		2009-06-01
Page	Section	Change Results
30	Block Diagram 1. MB91F467TA, MB91F469TA	Corrected the pin name in figure. (SG0 → SGO)
43	Embedded Program/Data Memory (Flash) 4.2. Pin connections in parallel programming mode	Corrected the table of MB91F467TA external pins. (MD2 → MD_2 MD1 → MD_1 MD0 → MD_0)
44		Corrected the table of MB91F469TA external pins. (MD2 → MD_2 MD1 → MD_1 MD0 → MD_0)
53	I/O Map 1. MB91F467TA, MB91F469TA	Deleted the line of "000080 <sub>H</sub> " of the table.
71		Corrected "Block" in the table. (Flash Memory/-Cache Control Register → Flash Memory/ F-Cache Control Register)
99	Electrical Characteristics 3. DC characteristics	Corrected "Condition" of Output "L" voltage. (I <sub>OH</sub> → I <sub>OL</sub> )
102	4. A/D converter characteristics	Corrected "Value" and "Unit" of Zero reading voltage. (AVRL – 1.5 → AVRL – 1.5 LSB AVRL + 0.5 → AVRL + 0.5 LSB AVRL + 2.5 → AVRL + 2.5 LSB LSB → V) Corrected "Value" and "Unit" of Full scale reading voltage. (AVRH – 3.5 → AVRH – 3.5 LSB AVRH – 1.5 → AVRH – 1.5 LSB AVRH + 0.5 → AVRH + 0.5 LSB LSB → V)
109	6.3. LIN-USART Timings at V <sub>DD5</sub> = 3.0 to 5.5 V	Corrected the sentences. (- Ta = -40 to +105 °C → - Ta = -40 to +105°C)
110	Internal clock mode (master mode)	Corrected the figure. (V <sub>OH</sub> → V <sub>IH</sub> V <sub>OL</sub> → V <sub>IL</sub> )
	External clock mode (slave mode)	
111	6.4. I <sup>2</sup> C AC Timings at V <sub>DD5</sub> = 3.0 to 5.5 V	Corrected "Value" of Rise time of both SDA and SCL signals. (20 + 0.1C <sub>b</sub> → 20 + 0.1C <sub>b</sub> ) Corrected "Value" of Fall time of both SDA and SCL signals. (20 + 0.1C <sub>b</sub> → 20 + 0.1C <sub>b</sub> )
112		Corrected the position of figure.

Version 1E		2009-06-01
Page	Section	Change Results
115	6.7.1. Basic Timing	Corrected "Pin name" in the figure. (MCLKO → SYSCLK)
116	6.7.2. Synchronous/Asynchronous read access	
117	6.7.3. Synchronous write access - byte control type	
118	6.7.4. Synchronous write access - no byte control type	
121	6.7.7. RDY waitcycle insertion	
123	6.8.1. Basic Timing	
124	6.8.2. Synchronous/Asynchronous read access	
125	6.8.3. Synchronous write access - byte control type	
126	6.8.4. Synchronous write access - no byte control type	
129	6.8.7. RDY waitcycle insertion	

## 20. Major Changes

Spancion Publication Number: DS705-00001-2v1-E

Version 2E		2010-04-30
Page	Section	Changes for TA = 125°C
2	Features <a href="#">Package and technology</a>	Introduced maximal ambient temperature $T_{A(max)}$ , defined in chapter ORDERING INFORMATION, for parameters at $T_A=125^\circ\text{C}$
129	Ordering Information	
6	Product Lineup, <a href="#">Power Consumption</a>	Changed MB91F467T and MB91F469T from <1W to <1.3W
87	Recommended Settings <a href="#">15.1 PLL and Clockgear settings</a>	Added notes that the maximum allowed frequencies should be checked in section <a href="#">16.1 Absolute maximum ratings</a> .
88	Recommended Settings <a href="#">15.2 Clock Modulator settings</a>	
94	Electrical Characteristics <a href="#">16.1 Absolute maximum ratings</a>	Added permitted operating frequency and permitted power dissipation per device, depending on $T_{A(max)}$ ; changed operating temperature to $T_{A(max)}$
96	Electrical Characteristics <a href="#">16.2 Recommended operating conditions</a>	Changed operating temperature to $T_{A(max)}$
97	Electrical Characteristics <a href="#">16.3 DC characteristics</a>	Table head lines: Changed $T_A$ from $105^\circ\text{C}$ to $T_{A(max)}$
98	Electrical Characteristics <a href="#">16.3 DC characteristics</a>	<a href="#">Input leakage current</a> , <a href="#">Analog input leakage current</a> : changed hi temp condition from $105^\circ\text{C}$ to $T_{A(max)}$
99	Electrical Characteristics <a href="#">16.3 DC characteristics</a>	<a href="#">Power supply current MB91F467TA</a> : Added ICCH values for $T_A=125^\circ\text{C}$ Added ICCH remark for 32kHz mode (same as RTC 100 kHz mode)
99	Electrical Characteristics <a href="#">16.3 DC characteristics</a>	<a href="#">Power supply current MB91F469TA (target data)</a> : Added ICCH remark for 32kHz mode (same as RTC 100 kHz mode)
101	Electrical Characteristics <a href="#">16.4 A/D converter characteristics</a>	Table head lines: Changed $T_A$ from $105^\circ\text{C}$ to $T_{A(max)}$
106	Electrical Characteristics <a href="#">16.6 AC characteristics</a>	Table head lines and condition listings: Changed max $T_A$ from $105^\circ\text{C}$ to $T_{A(max)}$ .

Version 2E		2010-04-30
Page	Section	Other Changes
1	Front page note	Changed the notes for MB91F469TA from "this device is under development" into "this device is planned"
6	Product Lineup	
129	Ordering Information	
4	Product Lineup	Added new emulation device MB91FV460B
33	CPU and Control Unit <a href="#">9.3.1 Basic programming model</a>	Corrected the name of the Program Status (PS) register
52	I/O Map	Changed the I/O map so that the table header can be seen on each page
57 to 57	I/O Map, addresses 0001B0 <sub>H</sub> to 0001EC <sub>H</sub>	Corrected the register names of all Reload Timers, added Reload Timer 3.
64	I/O Map, address 000678 <sub>H</sub>	Renamed registers IORW0 to 2 into IOWR0 to 2, added IOWR3

Version 2E		2010-04-30
Page	Section	Other Changes
66	I/O Map, addresses 000D80 <sub>H</sub> , 000D84 <sub>H</sub> , 000D88 <sub>H</sub>	Added note 5 (about external bus PFR initial values) to the PFRs PFR01 to PFR10
81	Interrupt Vector Table	Added correct table heading on each page, corrected the foot notes
93	Electrical Characteristics 16.1 Absolute maximum ratings	Added Power supply slew rate (50 V/ms) Note: Relationship of the supply voltages has not been changed although there are change bars in the document.
102	Electrical Characteristics 16.4 A/D converter characteristics	Sampling Time Calculation formulas corrected
107	Electrical Characteristics 16.6 AC characteristics 16.6.2 Reset input ratings	INITX input time (at power on) $t_{INTL}$ changed from 8 ms to 10 ms to match the main oscillation stabilization time, see also 16.2 Recommended operating conditions.
6	Product Lineup	Corrected symbol for ambient temperature from “Ta” into “T <sub>A</sub> ”
108, 110, 113, 121	Electrical Characteristics 16.6 AC characteristics	
7	Pin Assignment, 2.1 MB91F467TA, MB91F469TA	Corrected pin 47 from P08_5/RDY into P08_7/RDY, corrected pins 7 to 9 from P06_4 into P06_5, P06_6 and P06_7, corrected pin 31 from P24_4 into P24_3, corrected pin 105 from AVSS_1 into AVSS5.
27	Port Multiplexing, 5.2 Multiplex Pinout MB91F467TA, MB91F469TA	
11	Pin Description	Corrected pin 40 (WEX) from P10_2 into P10_3
110	Electrical Characteristics 16.6 AC characteristics 16.6.4 I2C AC Timings at VDD5 = 3.0 to 5.5 V	In the waveform, changed $t_{SU;ST0}$ into $t_{SU;STO}$
119	Electrical Characteristics 16.6 AC characteristics 16.6.7 External Bus AC Timings at VDD35 = 4.5 to 5.5 V Basic Timing	Removed the signal BAAX from the waveform drawings (BAAX does not exist on MB91460T series)
127	Electrical Characteristics 16.6 AC characteristics External Bus AC Timings at VDD35 = 3.0 to 4.5 V Basic Timing	

**NOTE: Please see “Document History” about later revised information.**



**Document History**

Document Title: MB91460T Series FR60 32-bit Microcontroller Document Number: 002-04631				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	TORS	07/23/2010	Migrated to Cypress and assigned document number 002-04631. No change to document contents or format.
*A	5216080	TORS	04/12/2016	Updated to Cypress format.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2010-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.