

## General Description

The AOZ8102 is a transient voltage suppressor array designed to protect high speed data lines from ESD and lightning.

This device incorporates eight surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct

the transient to either the positive side of the power supply line or to ground. They may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ( $\pm 15\text{kV}$  air,  $\pm 8\text{kV}$  contact discharge). The TVS diodes provide effective suppression of ESD voltages:  $\pm 20\text{kV}$  (air discharge) and  $\pm 20\text{kV}$  (contact discharge).

The AOZ8102 comes in a RoHS compliant DFN-6 1.6mm x 1.6mm package and is rated over a  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  ambient temperature range. The AOZ8102 is compatible with both lead free and SnPb assembly techniques. The small size, low capacitance and high ESD protection makes it ideal for protecting high speed video and data communication interfaces.

## Features

- ESD protection for high-speed data lines:
  - IEC 61000-4-2, level 4 (ESD) immunity test
  - $\pm 20\text{kV}$  (air discharge) and  $\pm 20\text{kV}$  (contact discharge)
  - IEC 61000-4-5 (Lightning) 3A (8/20 $\mu\text{s}$ )
  - Human Body Model (HBM)  $\pm 20\text{kV}$
- Small package saves board space
- Low insertion loss
- Protects four I/O lines
- Low capacitance from I/O to GND: 1.0pF
- Low clamping voltage
- Low operating voltage: 5.0V
- Pb-free device
- Halogen free

## Applications

- USB 2.0 power and data line protection
- Video graphics cards
- Monitors and flat panel displays
- Digital Video Interface (DVI)
- 10/100/1000 Ethernet
- Notebook computers



## Typical Application




Figure 1. 2 USB High Speed Ports


## Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental
AOZ8102DI	-40°C to +85°C	1.6mm x 1.6mm DFN-6	RoHS Compliant Green Product



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.  
Please visit [www.aosmd.com/web/quality/rohs\\_compliant.jsp](http://www.aosmd.com/web/quality/rohs_compliant.jsp) for additional information.

## Pin Configuration



## Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VP – VN	6V
Peak Pulse Current, $t_p = 8/20\mu s$	3A
Storage Temperature ( $T_s$ )	-65°C to +150°C
ESD Rating per IEC61000-4-2, Contact <sup>(1)</sup>	±20kV
ESD Rating per IEC61000-4-2, Air <sup>(1)</sup>	±20kV
ESD Rating per Human Body Model <sup>(2)</sup>	±20kV

### Notes:

- IEC 61000-4-2 discharge with  $C_{Discharge} = 150pF$ ,  $R_{Discharge} = 330\Omega$ .
- Human Body Discharge per MIL-STD-883, Method 3015  $C_{Discharge} = 100pF$ ,  $R_{Discharge} = 1.5k\Omega$ .

## Maximum Operating Ratings

Parameter	Rating
Junction Temperature ( $T_j$ )	-40°C to +85°C

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	Diagram
$I_{PP}$	Reverse Peak Pulse Current	
$V_{CL}$	Clamping Voltage @ $I_{PP}$	
$V_{RWM}$	Working Peak Reverse Voltage	
$I_R$	Maximum Reverse Leakage Current	
$V_{BR}$	Breakdown Voltage	
$I_F$	Forward Current	
$V_F$	Forward Voltage	
$P_{PK}$	Peak Power Dissipation	
$C_J$	Capacitance @ $V_R = 0$ and $f = 1\text{MHz}$	

Specifications in **BOLD** indicate a temperature range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
$V_{RWM}$	Reverse Working Voltage	Between pin 5 and 2 <sup>(4)</sup>			5.5	V
$V_{BR}$	Reverse Breakdown Voltage	$I_T = 1\text{mA}$ , between pins 5 and 2 <sup>(5)</sup>	<b>6.6</b>			V
$I_R$	Reverse Leakage Current	$V_{RWM} = 5\text{V}$ , between pins 5 and 2			<b>1.0</b>	$\mu\text{A}$
$V_F$	Diode Forward Voltage	$I_F = 15\text{mA}$	<b>0.70</b>	<b>0.85</b>	<b>1</b>	V
$V_{CL}$	Channel Clamp Voltage Positive Transients	$I_{PP} = 1\text{A}$ , $t_p = 100\text{ns}$ , any I/O pin to Ground <sup>(3)(6)(8)</sup>			11.00	V
	Channel Clamp Voltage Negative Transient				-2.50	V
	Channel Clamp Voltage Positive Transients		$I_{PP} = 5\text{A}$ , $t_p = 100\text{ns}$ , any I/O pin to Ground <sup>(3)(6)(8)</sup>			14.00
Channel Clamp Voltage Negative Transient				-3.50	V	
$C_j$	Junction Capacitance	$V_R = 0\text{V}$ , $f = 1\text{MHz}$ , between I/O pins <sup>(3)(7)</sup>		0.1	0.12	pF
		$V_R = 0\text{V}$ , $f = 1\text{MHz}$ , any I/O pin to Ground <sup>(3)(7)</sup>		1.0	1.17	pF
		$V_R = 0\text{V}$ , $f = 1\text{MHz}$ , between I/O pins <sup>(3)(6)</sup>				0.03
$\Delta C_j$	Channel Input Capacitance Matching	$V_R = 0\text{V}$ , $f = 1\text{MHz}$ , between I/O pins <sup>(3)(6)</sup>			0.03	pF

### Notes:


- These specifications are guaranteed by design.
- The working peak reverse voltage,  $V_{RWM}$ , should be equal to or greater than the DC or continuous peak operating voltage level.
- $V_{BR}$  is measured at the pulse test current  $I_T$ .
- Measurements performed with no external capacitor on  $V_P$  (pin 5 floating).
- Measurements performed with  $V_P$  biased to 3.3 Volts (pin 5 @ 3.3V).
- Measurements performed using a 100ns Transmission Line Pulse (TLP) system.

## Typical Performance Characteristics


**Typical Variation of  $C_{IN}$  vs.  $V_R$**   
( $V_p = 3.3V$ ,  $f = 1MHz$ ,  $T = 25^\circ C$ )




**Clamping Voltage vs. Peak Pulse Current**  
( $t_{period} = 100ns$ ,  $t_r = 1ns$ )




**Forward Voltage vs. Forward Current**  
( $t_{period} = 100ns$ ,  $t_r = 1ns$ )




**I/O – Gnd Insertion Loss (S21) vs. Frequency**  
( $V_p = 3.3V$ )



**Crosstalk (I/O-I/O) vs. Frequency**  
( $V_{pp} = 3.3V$ )



**ESD Response (8kV Contact per IEC61000-4-2)**  
Vertical: 20V/div, Horizontal: 10ns/div



## Application Information

The AOZ8102 TVS is design to protect four data lines from fast damaging transient over-voltage by clamping it to a reference. When the transient on a protected data line exceed the reference voltage the steering diode is forward bias thus, conducting the harmful ESD transient away from the sensitive circuitry under protection.


### PCB Layout Guidelines

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8102 devices should be located as close as possible to the noise source. The placement of the AOZ8102 devices should be used on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8102 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8102 device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers


with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design. The AOZ8102 ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry.

Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:


1. Place the TVS near the IO terminals or connectors to restrict transient coupling.
2. Fill unused portions of the PCB with ground plane.
3. Minimize the path length between the TVS and the protected line.
4. Minimize all conductive loops including power and ground loops.
5. The ESD transient return path to ground should be kept as short as possible.
6. Never run critical signals near board edges.
7. Use ground planes whenever possible.
8. Avoid running critical signal traces (clocks, resets, etc.) near PCB edges.
9. Separate chassis ground traces from components and signal traces by at least 4mm.
10. Keep the chassis ground trace length-to-width ratio <5:1 to minimize inductance.
11. Protect all external connections with TVS diodes.



SIM Card Port Connection






IEEE1394 Port Connection




10/100 Ethernet Port Connection

Package Dimensions, DFN 1.6mm x 1.6mm, 6L



RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.
A	0.50	0.55	0.60
A1	0.00	—	0.05
b	0.22	0.25	0.28
c	0.152 REF.		
D	1.55	1.60	1.65
D1	0.95	1.00	1.05
E	1.55	1.60	1.65
E1	0.55	0.060	0.65
e	0.50 BSC		
L	0.225	0.275	0.325
R	—	0.20	—


Dimensions in inches

Symbols	Min.	Nom.	Max.
A	0.020	0.022	0.024
A1	0.000	—	0.002
b	0.009	0.010	0.011
c	0.006 REF.		
D	0.061	0.063	0.065
D1	0.037	0.039	0.041
E	0.061	0.063	0.065
E1	0.022	0.024	0.026
e	0.020 BSC		
L	0.009	0.011	0.013
R	—	0.008	—

Note:

1. Controlling dimension is millimeter. Covered inch dimensions are not necessarily exact


**Tape and Reel Dimensions, DFN 1.6mm x 1.6mm, 6L**



UNIT: mm

Package	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
DFN 1.6x1.6	1.80 ±0.05	1.80 ±0.05	0.69 ±0.05	1.55 ±0.05	0.080 ±0.05	8.00 ±0.10	1.75 ±0.10	3.50 ±0.05	4.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.20 ±0.05


**Reel**



UNIT: mm


Tape Size	Reel Size	M	N	W1	H	S	K	R
8mm	ø149	ø179.0 ±0.50	55.0 ±0.50	8.4 +1.5/-0.0	13.0 +0.50/-0.0	1.5 Min.	10.1 Min.	2.7 ±0.20

**Leader / Trailer & Orientation**





**Part Marking**



**Alpha & Omega Semiconductor reserves the right to make changes to this data sheet at any time without notice.**

**LIFE SUPPORT POLICY**

**ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.**

As used herein:

- |   |   |
|---|---|
| <p>1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.</p> | <p>2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.</p> |
|---|---|